{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T01:43:29Z","timestamp":1787017409023,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":69,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7864"],"award-info":[{"award-number":["FA8650-18-2-7864"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["RGPIN-2020-05889"],"award-info":[{"award-number":["RGPIN-2020-05889"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480134","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T15:12:05Z","timestamp":1634483525000},"page":"1005-1021","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["SparseAdapt: Runtime Control for Sparse Linear Algebra on a Reconfigurable Accelerator"],"prefix":"10.1145","author":[{"given":"Subhankar","family":"Pal","sequence":"first","affiliation":[{"name":"University of Michigan, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aporva","family":"Amarnath","sequence":"additional","affiliation":[{"name":"University of Michigan, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Siying","family":"Feng","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"O'Boyle","sequence":"additional","affiliation":[{"name":"University of Edinburgh, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"University of Michigan, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christophe","family":"Dubach","sequence":"additional","affiliation":[{"name":"McGill University, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 413\u2013418","author":"Akbari Omid","year":"2018","unstructured":"Omid Akbari , Mehdi Kamal , Ali Afzali-Kusha , Massoud Pedram , and Muhammad Shafique . 2018 . PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 413\u2013418 . Omid Akbari, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, and Muhammad Shafique. 2018. PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 413\u2013418."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/279943.279987"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00029"},{"key":"e_1_3_2_1_4_1","volume-title":"Parallel Triangle Counting and Enumeration Using Matrix Algebra. 2015 IEEE Int\u2019l Parallel and Distributed Processing Symposium Workshop","author":"Azad A","year":"2015","unstructured":"A Azad , A Bulu\u00e7 , and J\u00a0R Gilbert . 2015 . Parallel Triangle Counting and Enumeration Using Matrix Algebra. 2015 IEEE Int\u2019l Parallel and Distributed Processing Symposium Workshop (2015), 804\u2013811. A Azad, A Bulu\u00e7, and J\u00a0R Gilbert. 2015. Parallel Triangle Counting and Enumeration Using Matrix Algebra. 2015 IEEE Int\u2019l Parallel and Distributed Processing Symposium Workshop (2015), 804\u2013811."},{"key":"e_1_3_2_1_5_1","series-title":"SIAM J. Scientific Comput.(2011)","volume-title":"Exposing fine-grained parallelism in algebraic multigrid methods","author":"Bell N","unstructured":"N Bell , S Dalton , and L\u00a0N Olson . 2011. Exposing fine-grained parallelism in algebraic multigrid methods . SIAM J. Scientific Comput.(2011) . N Bell, S Dalton, and L\u00a0N Olson. 2011. Exposing fine-grained parallelism in algebraic multigrid methods. SIAM J. Scientific Comput.(2011)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","volume-title":"The M5 simulator: Modeling networked systems. Ieee micro 26, 4","author":"Binkert L","year":"2006","unstructured":"Nathan\u00a0 L Binkert , Ronald\u00a0 G Dreslinski , Lisa\u00a0 R Hsu , Kevin\u00a0 T Lim , Ali\u00a0 G Saidi , and Steven\u00a0 K Reinhardt . 2006. The M5 simulator: Modeling networked systems. Ieee micro 26, 4 ( 2006 ), 52\u201360. Nathan\u00a0L Binkert, Ronald\u00a0G Dreslinski, Lisa\u00a0R Hsu, Kevin\u00a0T Lim, Ali\u00a0G Saidi, and Steven\u00a0K Reinhardt. 2006. The M5 simulator: Modeling networked systems. Ieee micro 26, 4 (2006), 52\u201360."},{"key":"e_1_3_2_1_8_1","unstructured":"Max Bramer. 2007. Avoiding Overfitting of Decision Trees. Principles of Data Mining(2007) 119\u2013134.  Max Bramer. 2007. Avoiding Overfitting of Decision Trees. Principles of Data Mining(2007) 119\u2013134."},{"key":"e_1_3_2_1_9_1","volume-title":"7th Int\u2019l WWW Conference(1998)","author":"Brin S","unstructured":"S Brin and Page L . 1998. The anatomy of a large-scale hypertextual web search engine . 7th Int\u2019l WWW Conference(1998) . S Brin and Page L. 1998. The anatomy of a large-scale hypertextual web search engine. 7th Int\u2019l WWW Conference(1998)."},{"key":"e_1_3_2_1_10_1","unstructured":"A Bulu\u00e7 and John\u00a0R Gilbert. [n.d.]. The Combinatorial BLAS: Design implementation and applications. The Int\u2019l Journal of High Performance Computing Applications ([n. d.]).  A Bulu\u00e7 and John\u00a0R Gilbert. [n.d.]. The Combinatorial BLAS: Design implementation and applications. The Int\u2019l Journal of High Performance Computing Applications ([n. d.])."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611972740.43"},{"key":"e_1_3_2_1_12_1","volume-title":"An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 55\u201367","author":"Chen Tao","year":"2018","unstructured":"Tao Chen , Shreesha Srinath , Christopher Batten , and G\u00a0Edward Suh . 2018 . An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 55\u201367 . Tao Chen, Shreesha Srinath, Christopher Batten, and G\u00a0Edward Suh. 2018. An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 55\u201367."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1198\/1061860032742"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358276"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3178876.3186125"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049670"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358312"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2541238"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.14"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2012.6408680"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"John\u00a0R Gilbert S. Reinhardt and V\u00a0B Shah. [n.d.]. A Unified Framework for Numerical and Combinatorial Computing. Computing in Science & Engineering 10 2 ([n. d.]) 20\u201325.  John\u00a0R Gilbert S. Reinhardt and V\u00a0B Shah. [n.d.]. A Unified Framework for Numerical and Combinatorial Computing. Computing in Science & Engineering 10 2 ([n. d.]) 20\u201325.","DOI":"10.1109\/MCSE.2008.45"},{"key":"e_1_3_2_1_24_1","volume-title":"International Workshop on Applied Parallel Computing. Springer, 260\u2013269","author":"Gilbert R","year":"2006","unstructured":"John\u00a0 R Gilbert , Steve Reinhardt , and Viral\u00a0 B Shah . 2006 . High-performance graph algorithms from parallel sparse matrices . In International Workshop on Applied Parallel Computing. Springer, 260\u2013269 . John\u00a0R Gilbert, Steve Reinhardt, and Viral\u00a0B Shah. 2006. High-performance graph algorithms from parallel sparse matrices. In International Workshop on Applied Parallel Computing. Springer, 260\u2013269."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3392717.3392751"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108419"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2016.10"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761646"},{"key":"e_1_3_2_1_31_1","volume-title":"2008 IEEE 14th International Symposium on High Performance Computer Architecture. IEEE, 123\u2013134","author":"Kim Wonyoung","year":"2008","unstructured":"Wonyoung Kim , Meeta\u00a0 S Gupta , Gu-Yeon Wei , and David Brooks . 2008 . System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators . In 2008 IEEE 14th International Symposium on High Performance Computer Architecture. IEEE, 123\u2013134 . Wonyoung Kim, Meeta\u00a0S Gupta, Gu-Yeon Wei, and David Brooks. 2008. System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators. In 2008 IEEE 14th International Symposium on High Performance Computer Architecture. IEEE, 123\u2013134."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750374"},{"key":"e_1_3_2_1_33_1","volume-title":"Main-memory triangle computations for very large (sparse (power-law)) graphs. Theoretical computer science 407, 1-3","author":"Latapy Matthieu","year":"2008","unstructured":"Matthieu Latapy . 2008. Main-memory triangle computations for very large (sparse (power-law)) graphs. Theoretical computer science 407, 1-3 ( 2008 ), 458\u2013473. Matthieu Latapy. 2008. Main-memory triangle computations for very large (sparse (power-law)) graphs. Theoretical computer science 407, 1-3 (2008), 458\u2013473."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2898361"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168942"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"Naveen Muralimanohar Rajeev Balasubramonian and Norman\u00a0P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories 27(2009) 28.  Naveen Muralimanohar Rajeev Balasubramonian and Norman\u00a0P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories 27(2009) 28.","DOI":"10.1109\/MM.2008.2"},{"key":"e_1_3_2_1_39_1","volume-title":"Stream-Dataflow Acceleration. In Proceedings of the 44th Annual International Symposium on Computer Architecture","author":"Nowatzki Tony","year":"2017","unstructured":"Tony Nowatzki , Vinay Gangadhar , Newsha Ardalani , and Karthikeyan Sankaralingam . 2017 . Stream-Dataflow Acceleration. In Proceedings of the 44th Annual International Symposium on Computer Architecture ( Toronto, ON, Canada) (ISCA \u201917). ACM, 416\u2013429. Tony Nowatzki, Vinay Gangadhar, Newsha Ardalani, and Karthikeyan Sankaralingam. 2017. Stream-Dataflow Acceleration. In Proceedings of the 44th Annual International Symposium on Computer Architecture (Toronto, ON, Canada) (ISCA \u201917). ACM, 416\u2013429."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414627"},{"key":"e_1_3_2_1_42_1","volume-title":"2019 Symposium on VLSI Technology. IEEE, C150\u2013C151","author":"Pal Subhankar","year":"2019","unstructured":"Subhankar Pal , Dong-hyeon Park, Siying Feng , Paul Gao , Jielun Tan , Austin Rovinski , Shaolin Xie , Chun Zhao , Aporva Amarnath , Timothy Wesley , 2019 . A 7.3 M Output Non-Zeros\/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm . In 2019 Symposium on VLSI Technology. IEEE, C150\u2013C151 . Subhankar Pal, Dong-hyeon Park, Siying Feng, Paul Gao, Jielun Tan, Austin Rovinski, Shaolin Xie, Chun Zhao, Aporva Amarnath, Timothy Wesley, 2019. A 7.3 M Output Non-Zeros\/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm. In 2019 Symposium on VLSI Technology. IEEE, C150\u2013C151."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960480"},{"key":"e_1_3_2_1_44_1","volume-title":"Scikit-learn: Machine learning in Python. the Journal of machine Learning research 12","author":"Pedregosa Fabian","year":"2011","unstructured":"Fabian Pedregosa , Ga\u00ebl Varoquaux , Alexandre Gramfort , Vincent Michel , Bertrand Thirion , Olivier Grisel , Mathieu Blondel , Peter Prettenhofer , Ron Weiss , Vincent Dubourg , 2011 . Scikit-learn: Machine learning in Python. the Journal of machine Learning research 12 (2011), 2825\u20132830. Fabian Pedregosa, Ga\u00ebl Varoquaux, Alexandre Gramfort, Vincent Michel, Bertrand Thirion, Olivier Grisel, Mathieu Blondel, Peter Prettenhofer, Ron Weiss, Vincent Dubourg, 2011. Scikit-learn: Machine learning in Python. the Journal of machine Learning research 12 (2011), 2825\u20132830."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485924"},{"key":"e_1_3_2_1_47_1","volume-title":"Shortstop: An On-Chip Fast Supply Boosting Technique. In 2013 Symposium on VLSI Circuits. IEEE, C290\u2013C291","author":"Pinckney Nathaniel","year":"2013","unstructured":"Nathaniel Pinckney , Matthew Fojtik , Bharan Giridhar , Dennis Sylvester , and David Blaauw . 2013 . Shortstop: An On-Chip Fast Supply Boosting Technique. In 2013 Symposium on VLSI Circuits. IEEE, C290\u2013C291 . Nathaniel Pinckney, Matthew Fojtik, Bharan Giridhar, Dennis Sylvester, and David Blaauw. 2013. Shortstop: An On-Chip Fast Supply Boosting Technique. In 2013 Symposium on VLSI Circuits. IEEE, C290\u2013C291."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00049"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(89)90005-9"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080212"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00037"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193936"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9054126"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00068"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00062"},{"key":"e_1_3_2_1_59_1","volume-title":"Graphmat: High performance graph analytics made productive. arXiv preprint arXiv:1503.07241(2015).","author":"Sundaram Narayanan","year":"2015","unstructured":"Narayanan Sundaram , Nadathur\u00a0Rajagopalan Satish , Md\u00a0 Mostofa\u00a0Ali Patwary , Subramanya\u00a0 R Dulloor , Satya\u00a0Gautam Vadlamudi , Dipankar Das , and Pradeep Dubey . 2015 . Graphmat: High performance graph analytics made productive. arXiv preprint arXiv:1503.07241(2015). Narayanan Sundaram, Nadathur\u00a0Rajagopalan Satish, Md\u00a0Mostofa\u00a0Ali Patwary, Subramanya\u00a0R Dulloor, Satya\u00a0Gautam Vadlamudi, Dipankar Das, and Pradeep Dubey. 2015. Graphmat: High performance graph analytics made productive. arXiv preprint arXiv:1503.07241(2015)."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-012-0220-y"},{"key":"e_1_3_2_1_61_1","volume-title":"Post-Silicon CPU Adaptation Made Practical Using Machine Learning. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). IEEE, 14\u201326","author":"Tarsa J","year":"2019","unstructured":"Stephen\u00a0 J Tarsa , Rangeen Basu\u00a0Roy Chowdhury , Julien Sebot , Gautham Chinya , Jayesh Gaur , Karthik Sankaranarayanan , Chit-Kwan Lin , Robert Chappell , Ronak Singhal , and Hong Wang . 2019 . Post-Silicon CPU Adaptation Made Practical Using Machine Learning. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). IEEE, 14\u201326 . Stephen\u00a0J Tarsa, Rangeen Basu\u00a0Roy Chowdhury, Julien Sebot, Gautham Chinya, Jayesh Gaur, Karthik Sankaranarayanan, Chit-Kwan Lin, Robert Chappell, Ronak Singhal, and Hong Wang. 2019. Post-Silicon CPU Adaptation Made Practical Using Machine Learning. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). IEEE, 14\u201326."},{"key":"e_1_3_2_1_62_1","volume-title":"The raw microprocessor: A computational fabric for software circuits and general-purpose programs","author":"Taylor Michael\u00a0Bedford","year":"2002","unstructured":"Michael\u00a0Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , 2002. The raw microprocessor: A computational fabric for software circuits and general-purpose programs . IEEE micro 22, 2 ( 2002 ), 25\u201335. Michael\u00a0Bedford Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffman, Paul Johnson, Jae-Wook Lee, Walter Lee, 2002. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE micro 22, 2 (2002), 25\u201335."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/316542.316548"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465371"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00013"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180871"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.5555\/1964238.1964281"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v33i01.33015676"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080215"},{"key":"e_1_3_2_1_71_1","volume-title":"Proceedings of the 15th annual ACM-SIAM symposium on discrete algorithms","author":"Yuster R","year":"2004","unstructured":"R Yuster and U Zwick . 2004 . Detecting short directed cycles using rectangular matrix multiplication and dynamic programming . Proceedings of the 15th annual ACM-SIAM symposium on discrete algorithms (2004). R Yuster and U Zwick. 2004. Detecting short directed cycles using rectangular matrix multiplication and dynamic programming. Proceedings of the 15th annual ACM-SIAM symposium on discrete algorithms (2004)."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00030"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480134","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3466752.3480134","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480134","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:18:57Z","timestamp":1750177137000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480134"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":69,"alternative-id":["10.1145\/3466752.3480134","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480134","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}