{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T12:02:40Z","timestamp":1771329760327,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":66,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T00:00:00Z","timestamp":1634428800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1145\/3466752.3480934","type":"proceedings-article","created":{"date-parts":[[2021,10,17]],"date-time":"2021-10-17T19:12:05Z","timestamp":1634497925000},"page":"311-323","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Sunder: Enabling Low-Overhead and Scalable Near-Data Pattern Matching Acceleration"],"prefix":"10.1145","author":[{"given":"Elaheh","family":"Sadredini","sequence":"first","affiliation":[{"name":"University of California, Riverside, United States"}]},{"given":"Reza","family":"Rahimi","sequence":"additional","affiliation":[{"name":"University of Virginia, United States"}]},{"given":"Mohsen","family":"Imani","sequence":"additional","affiliation":[{"name":"University of California, Irvine, United States"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia, United States"}]}],"member":"320","published-online":{"date-parts":[[2021,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"d.]. Intel Cache Allocation Technology.https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/introduction-to-cache-allocation-technology.html. [online","year":"2020","unstructured":"[n. d.]. Intel Cache Allocation Technology.https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/introduction-to-cache-allocation-technology.html. [online ; accessed November 23, 2020 ]. [n. d.]. Intel Cache Allocation Technology.https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/introduction-to-cache-allocation-technology.html. [online; accessed November 23, 2020]."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00079"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968312"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477950"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445576"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636093"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1882486.1882495"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00068"},{"key":"e_1_3_2_1_9_1","unstructured":"Chunkun Bo Vinh Dang Ted Xie Jack Wadden Mircea Stan and Kevin Skadron. 2019. Automata processing in reconfigurable architectures: In-the-cloud deployment cross-platform evaluation and fast symbol-only reconfiguration. ACM Transactions on Reconfigurable Technology and Systems (TRETS) (2019).  Chunkun Bo Vinh Dang Ted Xie Jack Wadden Mircea Stan and Kevin Skadron. 2019. Automata processing in reconfigurable architectures: In-the-cloud deployment cross-platform evaluation and fast symbol-only reconfiguration. ACM Transactions on Reconfigurable Technology and Systems (TRETS) (2019)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2016.7840617"},{"key":"e_1_3_2_1_11_1","article-title":"LazyPIM: An efficient cache coherence mechanism for processing-in-memory","volume":"16","author":"Boroumand Amirali","year":"2016","unstructured":"Amirali Boroumand , Saugata Ghose , Minesh Patel , Hasan Hassan , Brandon Lucia , Kevin Hsieh , Krishna\u00a0 T Malladi , Hongzhong Zheng , and Onur Mutlu . 2016 . LazyPIM: An efficient cache coherence mechanism for processing-in-memory . IEEE Computer Architecture Letters 16 , 1 (2016). Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna\u00a0T Malladi, Hongzhong Zheng, and Onur Mutlu. 2016. LazyPIM: An efficient cache coherence mechanism for processing-in-memory. IEEE Computer Architecture Letters 16, 1 (2016).","journal-title":"IEEE Computer Architecture Letters"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136500"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1880153.1880157"},{"key":"e_1_3_2_1_14_1","volume-title":"2013 Symposium on VLSI Circuits. IEEE.","author":"Chen Wei","year":"2013","unstructured":"Wei Chen , Szu-Liang Chen , Siufu Chiu , Raghuraman Ganesan , Venkata Lukka , Wei\u00a0Wing Mar , and Stefan Rusu . 2013 . A 22nm 2.5 MB slice on-die L3 cache for the next generation Xeon\u00ae processor . In 2013 Symposium on VLSI Circuits. IEEE. Wei Chen, Szu-Liang Chen, Siufu Chiu, Raghuraman Ganesan, Venkata Lukka, Wei\u00a0Wing Mar, and Stefan Rusu. 2013. A 22nm 2.5 MB slice on-die L3 cache for the next generation Xeon\u00ae processor. In 2013 Symposium on VLSI Circuits. IEEE."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065641"},{"key":"e_1_3_2_1_16_1","volume-title":"Accelerating string set matching in FPGA hardware for bioinformatics research. BMC bioinformatics 9, 1","author":"Dandass S","year":"2008","unstructured":"Yoginder\u00a0 S Dandass , Shane\u00a0 C Burgess , Mark Lawrence , and Susan\u00a0 M Bridges . 2008. Accelerating string set matching in FPGA hardware for bioinformatics research. BMC bioinformatics 9, 1 ( 2008 ), 197. Yoginder\u00a0S Dandass, Shane\u00a0C Burgess, Mark Lawrence, and Susan\u00a0M Bridges. 2008. Accelerating string set matching in FPGA hardware for bioinformatics research. BMC bioinformatics 9, 1 (2008), 197."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"e_1_3_2_1_18_1","volume-title":"48th Annual IEEE\/ACM International Symposium on.","author":"Fang Yuanwei","year":"2015","unstructured":"Yuanwei Fang , Tung\u00a0 T Hoang , Michela Becchi , and Andrew\u00a0 A Chien . 2015 . Fast support for unstructured data processing: the unified automata processor. In Microarchitecture (MICRO) , 48th Annual IEEE\/ACM International Symposium on. Yuanwei Fang, Tung\u00a0T Hoang, Michela Becchi, and Andrew\u00a0A Chien. 2015. Fast support for unstructured data processing: the unified automata processor. In Microarchitecture (MICRO), 48th Annual IEEE\/ACM International Symposium on."},{"key":"e_1_3_2_1_19_1","unstructured":"Victor\u00a0Mikhaylovich Glushkov. 1961. The abstract theory of automata. Russian Mathematical Surveys(1961).  Victor\u00a0Mikhaylovich Glushkov. 1961. The abstract theory of automata. Russian Mathematical Surveys(1961)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783747"},{"key":"e_1_3_2_1_21_1","unstructured":"Linley Gwennap. 2014. New Chip Speeds NFA Processing Using DRAM Architectures. In In Microprocessor Report.  Linley Gwennap. 2014. New Chip Speeds NFA Processing Using DRAM Architectures. In In Microprocessor Report."},{"key":"e_1_3_2_1_22_1","unstructured":"John\u00a0E Hopcroft. 2008. Introduction to automata theory languages and computation. Pearson Education India.  John\u00a0E Hopcroft. 2008. Introduction to automata theory languages and computation. Pearson Education India."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/WAINA.2008.145"},{"key":"e_1_3_2_1_24_1","unstructured":"[\n  24\n  ]  Intel.[n. d.]. https:\/\/github.com\/01org\/hyperscan.  [24] Intel.[n. d.]. https:\/\/github.com\/01org\/hyperscan."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917568"},{"key":"e_1_3_2_1_26_1","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"Jeloka Supreet","year":"2016","unstructured":"Supreet Jeloka , Naveen\u00a0Bharathwaj Akesh , Dennis Sylvester , and David Blaauw . 2016 . A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory . IEEE Journal of Solid-State Circuits 51 , 4 (2016). Supreet Jeloka, Naveen\u00a0Bharathwaj Akesh, Dennis Sylvester, and David Blaauw. 2016. A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory. IEEE Journal of Solid-State Circuits 51, 4 (2016).","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_27_1","volume-title":"9th Doctoral Workshop on Mathematical and Engineering Methods in Computer Science.","author":"Ko\u0161ar Vlastimil","year":"2014","unstructured":"Vlastimil Ko\u0161ar and Jan Korenek . 2014 . Multi-stride nfa-split architecture for regular expression matching using FPGA . In 9th Doctoral Workshop on Mathematical and Engineering Methods in Computer Science. Vlastimil Ko\u0161ar and Jan Korenek. 2014. Multi-stride nfa-split architecture for regular expression matching using FPGA. In 9th Doctoral Workshop on Mathematical and Engineering Methods in Computer Science."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00052"},{"key":"e_1_3_2_1_29_1","volume-title":"An Overflow-free Quantized Memory Hierarchy in General-purpose Processors. IEEE International Symposium on Workload Characterization","author":"Lenjani Marzieh","year":"2019","unstructured":"Marzieh Lenjani , Patricia Gonzalez , Elaheh Sadredini , M\u00a0Arif Rahman , and Mircea\u00a0 R. Stan . 2019 . An Overflow-free Quantized Memory Hierarchy in General-purpose Processors. IEEE International Symposium on Workload Characterization (2019). Marzieh Lenjani, Patricia Gonzalez, Elaheh Sadredini, M\u00a0Arif Rahman, and Mircea\u00a0R. Stan. 2019. An Overflow-free Quantized Memory Hierarchy in General-purpose Processors. IEEE International Symposium on Workload Characterization (2019)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_31_1","volume-title":"Pattern recognition techniques for the emerging field of bioinformatics: A review. Pattern Recognition 38, 11","author":"Wee-Chung Liew Alan","year":"2005","unstructured":"Alan Wee-Chung Liew , Hong Yan , and Mengsu Yang . 2005. Pattern recognition techniques for the emerging field of bioinformatics: A review. Pattern Recognition 38, 11 ( 2005 ). Alan Wee-Chung Liew, Hong Yan, and Mengsu Yang. 2005. Pattern recognition techniques for the emerging field of bioinformatics: A review. Pattern Recognition 38, 11 (2005)."},{"key":"e_1_3_2_1_32_1","volume-title":"Architectural Support for Efficient Large-Scale Automata Processing. In 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Liu Hongyuan","year":"2018","unstructured":"Hongyuan Liu , Mohamed Ibrahim , Onur Kayiran , Sreepathi Pai , and Adwait Jog . 2018 . Architectural Support for Efficient Large-Scale Automata Processing. In 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Hongyuan Liu, Mohamed Ibrahim, Onur Kayiran, Sreepathi Pai, and Adwait Jog. 2018. Architectural Support for Efficient Large-Scale Automata Processing. In 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378471"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.49"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00027"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.51"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCBB.2015.2430313"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3219819.3219889"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378459"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00017"},{"key":"e_1_3_2_1_42_1","volume-title":"Enabling In-SRAM Pattern Processing with Low-Overhead Reporting Architecture Accelerators","author":"Sadredini Elaheh","year":"2020","unstructured":"Elaheh Sadredini , Reza Rahimi , and Kevin Skadron . 2020. Enabling In-SRAM Pattern Processing with Low-Overhead Reporting Architecture Accelerators . IEEE Computer Architecture Letters( 2020 ). Elaheh Sadredini, Reza Rahimi, and Kevin Skadron. 2020. Enabling In-SRAM Pattern Processing with Low-Overhead Reporting Architecture Accelerators. IEEE Computer Architecture Letters(2020)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358324"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2909870"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079084"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2008.42"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080207"},{"key":"e_1_3_2_1_48_1","volume-title":"Cache Automaton. In 50th Annual IEEE\/ACM International Symposium on Microarchitecture.","author":"Subramaniyan Arun","year":"2017","unstructured":"Arun Subramaniyan , Jingcheng Wang , Ezhil R.\u00a0M.\u00a0 Balasubramanian , David Blaauw , Dennis Sylvester , and Reetuparna Das . 2017 . Cache Automaton. In 50th Annual IEEE\/ACM International Symposium on Microarchitecture. Arun Subramaniyan, Jingcheng Wang, Ezhil R.\u00a0M.\u00a0Balasubramanian, David Blaauw, Dennis Sylvester, and Reetuparna Das. 2017. Cache Automaton. In 50th Annual IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2016.7498263"},{"key":"e_1_3_2_1_50_1","volume-title":"Nondeterministic finite automata in hardware\u2014the case of the Levenshtein automaton. Architectures and Systems for Big Data (ASBD), in conjunction with ISCA","author":"Tommy\u00a0Tracy II","year":"2015","unstructured":"II Tommy\u00a0Tracy , Mircea Stan , Nathan Brunelle , Jack Wadden , Ke Wang , Kevin Skadron , and Gabe Robins . 2015. Nondeterministic finite automata in hardware\u2014the case of the Levenshtein automaton. Architectures and Systems for Big Data (ASBD), in conjunction with ISCA ( 2015 ). II Tommy\u00a0Tracy, Mircea Stan, Nathan Brunelle, Jack Wadden, Ke Wang, Kevin Skadron, and Gabe Robins. 2015. Nondeterministic finite automata in hardware\u2014the case of the Levenshtein automaton. Architectures and Systems for Big Data (ASBD), in conjunction with ISCA (2015)."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41321-1_11"},{"key":"e_1_3_2_1_52_1","volume-title":"Runtime Verification on FPGAs with LTLf Specifications. In 20th Conference on Formal Methods in Computer-Aided Design \u2013FMCAD, Vol.\u00a01. TU Wien Academic Press.","author":"Tommy","year":"2020","unstructured":"Tommy Tracy\u00a0II, Lucas\u00a0 M Tabajara , Moshe Vardi , Kevin Skadron , 2020 . Runtime Verification on FPGAs with LTLf Specifications. In 20th Conference on Formal Methods in Computer-Aided Design \u2013FMCAD, Vol.\u00a01. TU Wien Academic Press. Tommy Tracy\u00a0II, Lucas\u00a0M Tabajara, Moshe Vardi, Kevin Skadron, 2020. Runtime Verification on FPGAs with LTLf Specifications. In 20th Conference on Formal Methods in Computer-Aided Design \u2013FMCAD, Vol.\u00a01. TU Wien Academic Press."},{"key":"e_1_3_2_1_53_1","article-title":"MS-DFA: Multiple-stride pattern matching for scalable deep packet inspection","volume":"54","author":"Vespa Lucas","year":"2010","unstructured":"Lucas Vespa , Ning Weng , and Ramaswamy Ramaswamy . 2010 . MS-DFA: Multiple-stride pattern matching for scalable deep packet inspection . Comput. J. 54 , 2 (2010). Lucas Vespa, Ning Weng, and Ramaswamy Ramaswamy. 2010. MS-DFA: Multiple-stride pattern matching for scalable deep packet inspection. Comput. J. 54, 2 (2010).","journal-title":"Comput. J."},{"key":"e_1_3_2_1_54_1","unstructured":"Jack Wadden. [n. d.]. Virtual Automata Simulator - VASim. https:\/\/github.com\/jackwadden\/vasim.  Jack Wadden. [n. d.]. Virtual Automata Simulator - VASim. https:\/\/github.com\/jackwadden\/vasim."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00069"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581271"},{"key":"e_1_3_2_1_57_1","volume-title":"AutomataZoo: A Modern Automata Processing Benchmark Suite. In IEEE International Symposium on Workload Characterization (IISWC).","author":"Wadden Jack","year":"2018","unstructured":"Jack Wadden , Tommy Tracy , Elaheh Sadredini , Lingxi Wu , Chunkun Bo , Jesse Du , Yizhou Wei , Jeffrey Udall , Matthew Wallace , Mircea Stan , and Kevin Skadron . 2018 . AutomataZoo: A Modern Automata Processing Benchmark Suite. In IEEE International Symposium on Workload Characterization (IISWC). Jack Wadden, Tommy Tracy, Elaheh Sadredini, Lingxi Wu, Chunkun Bo, Jesse Du, Yizhou Wei, Jeffrey Udall, Matthew Wallace, Mircea Stan, and Kevin Skadron. 2018. AutomataZoo: A Modern Automata Processing Benchmark Suite. In IEEE International Symposium on Workload Characterization (IISWC)."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903172"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","unstructured":"Ke Wang Elaheh Sadredini and Kevin Skadron. 2017. Hierarchical Pattern Mining with the Micron Automata Processor. In International Journal of Parallel Programming (IJPP).  Ke Wang Elaheh Sadredini and Kevin Skadron. 2017. Hierarchical Pattern Mining with the Micron Automata Processor. In International Journal of Parallel Programming (IJPP).","DOI":"10.1145\/2903150.2903172"},{"key":"e_1_3_2_1_60_1","volume-title":"16th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 19).","author":"Wang Xiang","unstructured":"Xiang Wang , Yang Hong , Harry Chang , KyoungSoo Park , Geoff Langdale , Jiayu Hu , and Heqing Zhu . 2019. Hyperscan: a fast multi-pattern regex matcher for modern CPUs . In 16th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 19). Xiang Wang, Yang Hong, Harry Chang, KyoungSoo Park, Geoff Langdale, Jiayu Hu, and Heqing Zhu. 2019. Hyperscan: a fast multi-pattern regex matcher for modern CPUs. In 16th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 19)."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056759"},{"key":"e_1_3_2_1_63_1","volume-title":"International Conference on Field Programmable Logic and Applications (FPL). IEEE.","author":"Yamagaki Norio","year":"2008","unstructured":"Norio Yamagaki , Reetinder Sidhu , and Satoshi Kamiya . 2008 . High-speed regular expression matching engine using multi-character NFA . In International Conference on Field Programmable Logic and Applications (FPL). IEEE. Norio Yamagaki, Reetinder Sidhu, and Satoshi Kamiya. 2008. High-speed regular expression matching engine using multi-character NFA. In International Conference on Field Programmable Logic and Applications (FPL). IEEE."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.129"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185360"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.18130\/V33970"}],"event":{"name":"MICRO '21: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Virtual Event Greece","acronym":"MICRO '21","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480934","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3466752.3480934","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:57Z","timestamp":1750191537000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3466752.3480934"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,17]]},"references-count":66,"alternative-id":["10.1145\/3466752.3480934","10.1145\/3466752"],"URL":"https:\/\/doi.org\/10.1145\/3466752.3480934","relation":{},"subject":[],"published":{"date-parts":[[2021,10,17]]},"assertion":[{"value":"2021-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}