{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:22Z","timestamp":1750220542997,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,21]],"date-time":"2021-06-21T00:00:00Z","timestamp":1624233600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science and Technology","doi-asserted-by":"publisher","award":["Next Generation High-Performance Computing Infrastructures and Applications R&D Program"],"award-info":[{"award-number":["Next Generation High-Performance Computing Infrastructures and Applications R&D Program"]}],"id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["19K20276"],"award-info":[{"award-number":["19K20276"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,21]]},"DOI":"10.1145\/3468044.3468054","type":"proceedings-article","created":{"date-parts":[[2021,6,21]],"date-time":"2021-06-21T10:43:03Z","timestamp":1624272183000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A Sorting Library for FPGA Implementation in OpenCL Programming"],"prefix":"10.1145","author":[{"given":"Ryohei","family":"Kobayashi","sequence":"first","affiliation":[{"name":"University of Tsukuba, 1-1-1 Tennodai, Tsukuba, Ibaraki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kento","family":"Miura","sequence":"additional","affiliation":[{"name":"University of Tsukuba, 1-1-1 Tennodai, Tsukuba, Ibaraki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norihisa","family":"Fujita","sequence":"additional","affiliation":[{"name":"University of Tsukuba, 1-1-1 Tennodai, Tsukuba, Ibaraki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taisuke","family":"Boku","sequence":"additional","affiliation":[{"name":"University of Tsukuba, 1-1-1 Tennodai, Tsukuba, Ibaraki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiyuki","family":"Amagasa","sequence":"additional","affiliation":[{"name":"University of Tsukuba, 1-1-1 Tennodai, Tsukuba, Ibaraki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,6,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW50202.2020.00083"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00020"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/280635"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950427"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00038"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00023"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR.2016.0023"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00067"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel FPGA SDK for OpenCL. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/opencl-sdk\/archives\/aocl_programming_guide-19-4.pdf.  Intel FPGA SDK for OpenCL. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/opencl-sdk\/archives\/aocl_programming_guide-19-4.pdf."},{"key":"e_1_3_2_1_12_1","volume-title":"May","author":"Kastner R.","year":"2018","unstructured":"R. Kastner , J. Matai , and S. Neuendorffer . Parallel Programming for FPGAs. ArXiv e-prints , May 2018 . R. Kastner, J. Matai, and S. Neuendorffer. Parallel Programming for FPGAs. ArXiv e-prints, May 2018."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/38714.38749"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807207"}],"event":{"name":"HEART '21: International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","sponsor":["German Research Foundation German Research Foundation"],"location":"Online Germany","acronym":"HEART '21"},"container-title":["Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3468044.3468054","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3468044.3468054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:06Z","timestamp":1750195686000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3468044.3468054"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,21]]},"references-count":14,"alternative-id":["10.1145\/3468044.3468054","10.1145\/3468044"],"URL":"https:\/\/doi.org\/10.1145\/3468044.3468054","relation":{},"subject":[],"published":{"date-parts":[[2021,6,21]]},"assertion":[{"value":"2021-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}