{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T07:58:30Z","timestamp":1764403110667,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,6,20]],"date-time":"2021-06-20T00:00:00Z","timestamp":1624147200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Japan Society for the Promotion of Science KAKENHI","award":["18K11214, 20K11734, 21K11806"],"award-info":[{"award-number":["18K11214, 20K11734, 21K11806"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,6,20]]},"DOI":"10.1145\/3468081.3471120","type":"proceedings-article","created":{"date-parts":[[2021,10,22]],"date-time":"2021-10-22T16:14:12Z","timestamp":1634919252000},"page":"39-45","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Reducing the Repairing Penalty on Misspeculation in Thread-Level Speculation"],"prefix":"10.1145","author":[{"given":"Hiroaki","family":"Hirata","sequence":"first","affiliation":[{"name":"Kyoto Institute of Technology, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Nunome","sequence":"additional","affiliation":[{"name":"Kyoto Institute of Technology, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,10,22]]},"reference":[{"volume-title":"Proceedings of the 8th International Symposium on High-Performance Computer Architecture. 43\u201354","author":"Cintra M.","key":"e_1_3_2_1_1_1","unstructured":"M. Cintra and J. Torrellas . 2002. Eliminating squashes through learning cross-thread violations in speculative parallelization for multiprocessors . In Proceedings of the 8th International Symposium on High-Performance Computer Architecture. 43\u201354 . M. Cintra and J. Torrellas. 2002. Eliminating squashes through learning cross-thread violations in speculative parallelization for multiprocessors. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture. 43\u201354."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.43"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the 18th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD","author":"Fujisawa K.","year":"2017","unstructured":"K. Fujisawa , A. Nunome , K. Shibayama , and H. Hirata . 2017. A Software Implementation of Speculative Memory . In Proceedings of the 18th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD 2017 ). ACIS and IEEE, 437\u2013443. K. Fujisawa, A. Nunome, K. Shibayama, and H. Hirata. 2017. A Software Implementation of Speculative Memory. In Proceedings of the 18th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD 2017). ACIS and IEEE, 437\u2013443."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/40.848474","article-title":"The Stanford Hydra CMP","volume":"20","author":"Hammond L.","year":"2000","unstructured":"L. Hammond , B.\u00a0 A. Hubbert , M. Siu , M.\u00a0 K. Prabhu , M. Chen , and K. Olukolun . 2000 . The Stanford Hydra CMP . IEEE Micro 20 , 2 (March 2000), 71\u201384. L. Hammond, B.\u00a0A. Hubbert, M. Siu, M.\u00a0K. Prabhu, M. Chen, and K. Olukolun. 2000. The Stanford Hydra CMP. IEEE Micro 20, 2 (March 2000), 71\u201384.","journal-title":"IEEE Micro"},{"volume-title":"Proceedings of the 9th Annual IEEE\/ACM International Symposium on Code Generation and Optimization. 64\u201373","author":"Hertzberg B.","key":"e_1_3_2_1_5_1","unstructured":"B. Hertzberg and K. Olukotun . 2011. Runtime Automatic Speculative Parallelization . In Proceedings of the 9th Annual IEEE\/ACM International Symposium on Code Generation and Optimization. 64\u201373 . B. Hertzberg and K. Olukotun. 2011. Runtime Automatic Speculative Parallelization. In Proceedings of the 9th Annual IEEE\/ACM International Symposium on Code Generation and Optimization. 64\u201373."},{"volume-title":"Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA \u201992)","author":"Hirata H.","key":"e_1_3_2_1_6_1","unstructured":"H. Hirata , K. Kimura , S. Nagamine , Y. Mochizuki , A. Nishimura , Y. Nakase , and T. Nishizawa . 1992. An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads . In Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA \u201992) . 136\u2013145. H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa. 1992. An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads. In Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA \u201992). 136\u2013145."},{"key":"e_1_3_2_1_7_1","first-page":"3","article-title":"Decoupling Computation and Result Write-Back for Thread-Level Parallelization","volume":"8","author":"Hirata H.","year":"2020","unstructured":"H. Hirata and A. Nunome . 2020 . Decoupling Computation and Result Write-Back for Thread-Level Parallelization . International Journal of Software Innovation (IJSI) 8 , 3 (Sept. 2020), 19\u201334. H. Hirata and A. Nunome. 2020. Decoupling Computation and Result Write-Back for Thread-Level Parallelization. International Journal of Software Innovation (IJSI) 8, 3 (Sept. 2020), 19\u201334.","journal-title":"International Journal of Software Innovation (IJSI)"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 15th International Conference on Computer and Information Science (ICIS","author":"Hirata H.","year":"2016","unstructured":"H. Hirata , A. Nunome , and K. Shibayama . 2016. Speculative Memory: An Architectural Support for Explicit Speculations in Multithreaded Programming . In Proceedings of the 15th International Conference on Computer and Information Science (ICIS 2016 ). ACIS and IEEE, 715\u2013721. H. Hirata, A. Nunome, and K. Shibayama. 2016. Speculative Memory: An Architectural Support for Explicit Speculations in Multithreaded Programming. In Proceedings of the 15th International Conference on Computer and Information Science (ICIS 2016). ACIS and IEEE, 715\u2013721."},{"volume-title":"Proceedings of the 17th European MPI users\u2019 group meeting conference on Recent advances in the message passing interface. 219\u2013228","author":"Hursey J.","key":"e_1_3_2_1_9_1","unstructured":"J. Hursey , C. January , M. O\u2019Connor , P.\u00a0 H. Hargrove , D. Lecomber , J.\u00a0 M. Squyres , and A. Lumsdaine . 2010. Checkpoint\/restart-enabled parallel debugging . In Proceedings of the 17th European MPI users\u2019 group meeting conference on Recent advances in the message passing interface. 219\u2013228 . J. Hursey, C. January, M. O\u2019Connor, P.\u00a0H. Hargrove, D. Lecomber, J.\u00a0M. Squyres, and A. Lumsdaine. 2010. Checkpoint\/restart-enabled parallel debugging. In Proceedings of the 17th European MPI users\u2019 group meeting conference on Recent advances in the message passing interface. 219\u2013228."},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems. 473\u2013484","author":"Kadav A.","year":"2013","unstructured":"A. Kadav , M.\u00a0 J. Renzelmann , and M.\u00a0 M. Swift . 2013 . Fine-grained fault tolerance using device checkpoints . In Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems. 473\u2013484 . A. Kadav, M.\u00a0J. Renzelmann, and M.\u00a0M. Swift. 2013. Fine-grained fault tolerance using device checkpoints. In Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems. 473\u2013484."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508251"},{"volume-title":"Proceedings of the 13th International Conference on Supercomputing. 365\u2013372","author":"Marcuello P.","key":"e_1_3_2_1_12_1","unstructured":"P. Marcuello and A. Gonz\u00e1lez . 1999. Clustered Speculative Multithreaded Processors . In Proceedings of the 13th International Conference on Supercomputing. 365\u2013372 . P. Marcuello and A. Gonz\u00e1lez. 1999. Clustered Speculative Multithreaded Processors. In Proceedings of the 13th International Conference on Supercomputing. 365\u2013372."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 20th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD","author":"Matsunaga D.","year":"2019","unstructured":"D. Matsunaga , A. Nunome , and H. Hirata . 2019. Shelving a Code Block for Thread-Level Speculation . In Proceedings of the 20th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD 2019 ). ACIS and IEEE, 427\u2013434. D. Matsunaga, A. Nunome, and H. Hirata. 2019. Shelving a Code Block for Thread-Level Speculation. In Proceedings of the 20th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD 2019). ACIS and IEEE, 427\u2013434."},{"volume-title":"Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation. 166\u2013176","author":"Mehrara M.","key":"e_1_3_2_1_14_1","unstructured":"M. Mehrara , J. Hao , P. Hsu , and S. Mahlke . 2009. Parallelizing Sequential Applications on Commodity Hardware using a Low-cost Software Transactional Memory . In Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation. 166\u2013176 . M. Mehrara, J. Hao, P. Hsu, and S. Mahlke. 2009. Parallelizing Sequential Applications on Commodity Hardware using a Low-cost Software Transactional Memory. In Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation. 166\u2013176."},{"volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization. 212\u2013221","author":"Odaira R.","key":"e_1_3_2_1_15_1","unstructured":"R. Odaira and T. Nakaike . 2014. Thread-Level Speculation on Off-the-Shelf Hardware Transactional Memory . In Proceedings of the IEEE International Symposium on Workload Characterization. 212\u2013221 . R. Odaira and T. Nakaike. 2014. Thread-Level Speculation on Off-the-Shelf Hardware Transactional Memory. In Proceedings of the IEEE International Symposium on Workload Characterization. 212\u2013221."},{"volume-title":"Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP \u20197). 79\u201389","author":"Praun C.","key":"e_1_3_2_1_16_1","unstructured":"C. Praun , L. Ceze , and C. Cascaval . 2007. Implicit Parallelism with Ordered Transactions . In Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP \u20197). 79\u201389 . C. Praun, L. Ceze, and C. Cascaval. 2007. Implicit Parallelism with Ordered Transactions. In Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP \u20197). 79\u201389."},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"A Large-Scale Speculation for the Thread-Level Parallelization","volume":"17","author":"Shoji Y.","year":"2016","unstructured":"Y. Shoji , A. Nunome , H. Hirata , and K. Shibayama . 2016 . A Large-Scale Speculation for the Thread-Level Parallelization . International Journal of Computer and Information Science 17 , 1 (Jan. 2016), 24\u201332. Y. Shoji, A. Nunome, H. Hirata, and K. Shibayama. 2016. A Large-Scale Speculation for the Thread-Level Parallelization. International Journal of Computer and Information Science 17, 1 (Jan. 2016), 24\u201332.","journal-title":"International Journal of Computer and Information Science"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508250"},{"volume-title":"Proceedings of the USENIX Annual Technical Conference. 3.","author":"Srinivasan M.","key":"e_1_3_2_1_19_1","unstructured":"S.\u00a0 M. Srinivasan , S. Kandula , C.\u00a0 R. Andrews , and Y. Zhou . 2004. Flashback: A lightweight extension for rollback and deterministic replay for software debugging . In Proceedings of the USENIX Annual Technical Conference. 3. S.\u00a0M. Srinivasan, S. Kandula, C.\u00a0R. Andrews, and Y. Zhou. 2004. Flashback: A lightweight extension for rollback and deterministic replay for software debugging. In Proceedings of the USENIX Annual Technical Conference. 3."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876480"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/1082469.1082471","article-title":"The STAMPede Approach to Thread-Level Speculation","volume":"23","author":"Steffan G.","year":"2005","unstructured":"LJ.\u00a0 G. Steffan , C. Colohan , A. Zhai , and T.\u00a0 C. Mowry . 2005 . The STAMPede Approach to Thread-Level Speculation . ACM Transactions on Computer Systems 23 , 3 (Aug. 2005), 253\u2013300. LJ.\u00a0G. Steffan, C. Colohan, A. Zhai, and T.\u00a0C. Mowry. 2005. The STAMPede Approach to Thread-Level Speculation. ACM Transactions on Computer Systems 23, 3 (Aug. 2005), 253\u2013300.","journal-title":"ACM Transactions on Computer Systems"},{"volume-title":"Proceedings of the ACM International Conference on Measurement and Modeling of Computer Systems. 109\u2013120","author":"Subhraveti D.","key":"e_1_3_2_1_22_1","unstructured":"D. Subhraveti and J. Nieh . 2011. Record and transplay: partial checkpointing for replay debugging across heterogeneous systems . In Proceedings of the ACM International Conference on Measurement and Modeling of Computer Systems. 109\u2013120 . D. Subhraveti and J. Nieh. 2011. Record and transplay: partial checkpointing for replay debugging across heterogeneous systems. In Proceedings of the ACM International Conference on Measurement and Modeling of Computer Systems. 109\u2013120."},{"volume-title":"Proceedings of the 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO-41)","author":"Tian C.","key":"e_1_3_2_1_23_1","unstructured":"C. Tian , Mi Feng , V. Nagarajan , and R. Gupta . 2008. Copy Or Discard Execution Model For Speculative Parallelization On Multicores . In Proceedings of the 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO-41) . 330\u2013341. C. Tian, Mi Feng, V. Nagarajan, and R. Gupta. 2008. Copy Or Discard Execution Model For Speculative Parallelization On Multicores. In Proceedings of the 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO-41). 330\u2013341."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"volume-title":"Proceedings of the 16th Annual Middleware Conference. 197\u2013209","author":"Vogt D.","key":"e_1_3_2_1_25_1","unstructured":"D. Vogt , G. Portokalidis , H.\u00a0 J. Bos , A.\u00a0 S. Tanenbaum , C. Giuffrida , and A. Miraglia . 2015. Speculative Memory Checkpointing . In Proceedings of the 16th Annual Middleware Conference. 197\u2013209 . D. Vogt, G. Portokalidis, H.\u00a0J. Bos, A.\u00a0S. Tanenbaum, C. Giuffrida, and A. Miraglia. 2015. Speculative Memory Checkpointing. In Proceedings of the 16th Annual Middleware Conference. 197\u2013209."},{"volume-title":"Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing. 1\u201311","author":"Waliullah M.","key":"e_1_3_2_1_26_1","unstructured":"M.\u00a0 M. Waliullah and P. Stenstrom . 2008. Intermediate checkpointing with conflicting access prediction in transactional memory systems . In Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing. 1\u201311 . M.\u00a0M. Waliullah and P. Stenstrom. 2008. Intermediate checkpointing with conflicting access prediction in transactional memory systems. In Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing. 1\u201311."}],"event":{"name":"ACIT 2021: The 8th International Virtual Conference on Applied Computing & Information Technology","acronym":"ACIT 2021","location":"Kanazawa Japan"},"container-title":["Proceedings of the the 8th International Virtual Conference on Applied Computing & Information Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3468081.3471120","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3468081.3471120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:07Z","timestamp":1750195687000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3468081.3471120"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,20]]},"references-count":26,"alternative-id":["10.1145\/3468081.3471120","10.1145\/3468081"],"URL":"https:\/\/doi.org\/10.1145\/3468081.3471120","relation":{},"subject":[],"published":{"date-parts":[[2021,6,20]]},"assertion":[{"value":"2021-10-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}