{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:11:38Z","timestamp":1782544298859,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,7,5]],"date-time":"2021-07-05T00:00:00Z","timestamp":1625443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["AI 117\/6-1, PL 595\/2-1"],"award-info":[{"award-number":["AI 117\/6-1, PL 595\/2-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,7,5]]},"DOI":"10.1145\/3468267.3470617","type":"proceedings-article","created":{"date-parts":[[2021,8,26]],"date-time":"2021-08-26T16:07:54Z","timestamp":1629994074000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Algorithm-hardware co-design of a discontinuous Galerkin shallow-water model for a dataflow architecture on FPGA"],"prefix":"10.1145","author":[{"given":"Tobias","family":"Kenter","sequence":"first","affiliation":[{"name":"Paderborn University, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Adesh","family":"Shambhu","sequence":"additional","affiliation":[{"name":"Paderborn University, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sara","family":"Faghih-Naini","sequence":"additional","affiliation":[{"name":"University of Bayreuth, Bayreuth, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vadym","family":"Aizinger","sequence":"additional","affiliation":[{"name":"University of Bayreuth, Bayreuth, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,8,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0309-1708(01)00019-7"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10236-012-0579-8"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0045-7825(97)00108-4"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1989-0983311-4"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10915-004-4139-3"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.advwatres.2020.103552"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00020"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.envsoft.2018.01.003"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-30705-9_20"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13137-020-00167-7"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel. 2020. Intel FPGA SDK for OpenCL Pro Edition Best Practices Guide (UGOCL003 Version 20.3). https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/opencl-sdk\/aocl-best-practices-guide.pdf.  Intel. 2020. Intel FPGA SDK for OpenCL Pro Edition Best Practices Guide (UGOCL003 Version 20.3). https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/opencl-sdk\/aocl-best-practices-guide.pdf."},{"key":"e_1_3_2_1_12_1","unstructured":"Intel. 2020. Intel FPGA SDK for OpenCL Pro Edition Programming Guide (UG-OCL002 Version 20.3). https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/opencl-sdk\/aocl_programming_guide.pdf.  Intel. 2020. Intel FPGA SDK for OpenCL Pro Edition Programming Guide (UG-OCL002 Version 20.3). https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/opencl-sdk\/aocl_programming_guide.pdf."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00031"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056844"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00037"},{"key":"e_1_3_2_1_16_1","volume-title":"FBLAS: Streaming Linear Algebra on FPGA. CoRR abs\/1907.07929","author":"De Matteis T.","year":"2019","unstructured":"T. De Matteis , J. de Fine Licht , and T. Hoefler . 2019 . FBLAS: Streaming Linear Algebra on FPGA. CoRR abs\/1907.07929 (2019). T. De Matteis, J. de Fine Licht, and T. Hoefler. 2019. FBLAS: Streaming Linear Algebra on FPGA. CoRR abs\/1907.07929 (2019)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cageo.2016.03.008"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compfluid.2015.05.020"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.camwa.2020.08.018"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.51"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394277.3401852"},{"key":"e_1_3_2_1_22_1","unstructured":"L. C. Stewart C. Pasoe B. W. Sherman M. Herbordt and V. Sachdeva. 2020. An OpenCL 3D FFT for Molecular Dynamics Simulations on Multiple FPGAs. arXiv preprint arXiv:2009.12617 (2020).  L. C. Stewart C. Pasoe B. W. Sherman M. Herbordt and V. Sachdeva. 2020. An OpenCL 3D FFT for Molecular Dynamics Simulations on Multiple FPGAs. arXiv preprint arXiv:2009.12617 (2020)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1175\/1520-0485(1989)019"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356179"},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA). ACM, 153--162","author":"Zohouri H. R.","unstructured":"H. R. Zohouri , A. Podobas , and S. Matsuoka . 2018. Combined Spatial and Temporal Blocking for High-Performance Stencil Computation on FPGAs Using OpenCL . In Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA). ACM, 153--162 . H. R. Zohouri, A. Podobas, and S. Matsuoka. 2018. Combined Spatial and Temporal Blocking for High-Performance Stencil Computation on FPGAs Using OpenCL. In Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA). ACM, 153--162."}],"event":{"name":"PASC '21: Platform for Advanced Scientific Computing Conference","location":"Geneva Switzerland","acronym":"PASC '21","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","CSCS Swiss National Supercomputing Centre"]},"container-title":["Proceedings of the Platform for Advanced Scientific Computing Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3468267.3470617","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3468267.3470617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:18Z","timestamp":1750191438000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3468267.3470617"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,5]]},"references-count":25,"alternative-id":["10.1145\/3468267.3470617","10.1145\/3468267"],"URL":"https:\/\/doi.org\/10.1145\/3468267.3470617","relation":{},"subject":[],"published":{"date-parts":[[2021,7,5]]},"assertion":[{"value":"2021-08-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}