{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:19:16Z","timestamp":1750220356335,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,5,20]],"date-time":"2021-05-20T00:00:00Z","timestamp":1621468800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Natural science Foundation of China","award":["61602388"],"award-info":[{"award-number":["61602388"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5,20]]},"DOI":"10.1145\/3468691.3468707","type":"proceedings-article","created":{"date-parts":[[2021,8,7]],"date-time":"2021-08-07T12:01:52Z","timestamp":1628337712000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Thread-Level Speculation Execution Model Based on LLVM Compiler"],"prefix":"10.1145","author":[{"given":"Deshuo","family":"Zhao","sequence":"first","affiliation":[{"name":"Northwest A&F University, China"}]},{"given":"Bin","family":"Liu","sequence":"additional","affiliation":[{"name":"Northwest A&F University, China"}]}],"member":"320","published-online":{"date-parts":[[2021,8,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"805","article-title":"Effective Instruction Execution and Processing Model in Multiuser Machine Environment.\" in International Conference on Innovative Computing and Communications. Springer","author":"Alfa A A","year":"2020","journal-title":"Singapore"},{"volume-title":"in IEEE 13th International Conference on ASIC, 1-4. https:\/\/doi.org\/10","year":"2019","author":"Gu Z","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2752169"},{"key":"e_1_3_2_1_4_1","first-page":"47","article-title":"Procedure and Loop Level Speculative Parallelism Analysis,\" in International Conference on Algorithms and Architectures for Parallel Processing. Springer","author":"Wang X","year":"2020","journal-title":"Cham"},{"key":"e_1_3_2_1_5_1","first-page":"78","article-title":"An Adaptive Thread Partitioning Approach in Speculative Multithreading,\" in International Conference on Algorithms and Architectures for Parallel Processing. Springer","author":"Li Y","year":"2020","journal-title":"Cham"},{"volume-title":"Faster safe execution through program analysis, \" in 53rd Annual IEEE\/ACM International Symposium on Microarchitecture, 1138-1152. https:\/\/doi.org\/10.1109\/MICRO50266.2020.00094","author":"Zhao Z N","key":"e_1_3_2_1_6_1"},{"volume-title":"Qureshi","year":"2019","author":"Saileshwar","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Cao Z V C. 2013. \"Mixed Model Universal Software Thread-Level Speculation \" in the 42nd International Conference on Parallel Processing pp. 651-660. https:\/\/doi.org\/10.1109\/ICPP.2013.79  Cao Z V C. 2013. \"Mixed Model Universal Software Thread-Level Speculation \" in the 42nd International Conference on Parallel Processing pp. 651-660. https:\/\/doi.org\/10.1109\/ICPP.2013.79","DOI":"10.1109\/ICPP.2013.79"},{"key":"e_1_3_2_1_9_1","first-page":"621","article-title":"HEUSPEC: A Software Speculation Parallel Model","author":"Fan X","year":"2013","journal-title":"International Conference on Parallel Processing"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080218"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Tian C Feng M Nagarajan V and Gupta R. 2008. \"Copy or Discard Execution Model for Speculative Parallelization On Multicores \" in the 41st IEEE\/ACM International Symposium on Microarchitecture 330-341. https:\/\/doi.org\/10.1109\/MICRO.2008.4771802  Tian C Feng M Nagarajan V and Gupta R. 2008. \"Copy or Discard Execution Model for Speculative Parallelization On Multicores \" in the 41st IEEE\/ACM International Symposium on Microarchitecture 330-341. https:\/\/doi.org\/10.1109\/MICRO.2008.4771802","DOI":"10.1109\/MICRO.2008.4771802"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Ooi C L Kim S W Park I Eigenmann R Falsafi B and Vijaykumar T N. 2001.\"Multiplex: Unifying Conventional and Speculative Thread-Level Parallelism on a Chip Multiprocessor \" in Proceedings of the 15th international conference on Supercomputing pp. 368-380. https:\/\/doi.org\/10.1145\/377792.377863  Ooi C L Kim S W Park I Eigenmann R Falsafi B and Vijaykumar T N. 2001.\"Multiplex: Unifying Conventional and Speculative Thread-Level Parallelism on a Chip Multiprocessor \" in Proceedings of the 15th international conference on Supercomputing pp. 368-380. https:\/\/doi.org\/10.1145\/377792.377863","DOI":"10.1145\/377792.377863"},{"key":"e_1_3_2_1_13_1","first-page":"607","article-title":"Performance Evaluation of Thread-Level Speculation in Off-the-Shelf Hardware Transactional Memories","author":"Salamanca J. N.","year":"2017","journal-title":"Springer European Conference on Parallel Processing"},{"key":"e_1_3_2_1_14_1","first-page":"586","article-title":"Evaluating and Improving Thread-Level Speculation in Hardware Transactional Memories","author":"Salamanca J. E. N.","year":"2016","journal-title":"IEEE International Parallel and Distributed Processing Symposium"},{"key":"e_1_3_2_1_15_1","first-page":"421","article-title":"Directive-Based Parallelization of For-Loops at LLVM IR Level\", in the 20th IEEE\/ACIS International Conference on Software Engineering","author":"Jingu K.","year":"2019","journal-title":"Artificial Intelligence, Networking and Parallel\/Distributed Computing"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"K. Jingu K. Shigenobu K. Ootsu T. Ohkawa and T. Yokota. 2018. \"An Implementation of LLVM Pass for Loop Parallelization Based on IR-Level Directives.\" in the 6th International Symposium on Computing and Networking Workshops 501-505. https:\/\/doi.org \/10.1109\/CANDARW.2018.00097  K. Jingu K. Shigenobu K. Ootsu T. Ohkawa and T. Yokota. 2018. \"An Implementation of LLVM Pass for Loop Parallelization Based on IR-Level Directives.\" in the 6th International Symposium on Computing and Networking Workshops 501-505. https:\/\/doi.org \/10.1109\/CANDARW.2018.00097","DOI":"10.1109\/CANDARW.2018.00097"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-016-0707-1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Ci\u017cnicki M Kurowski K W\u0229glarz J. 2021. \"Energy and performance improvements in stencil computations on multi-node HPC systems with different network and communication topologies \" in Future Generation Computer Systems vol. 115 45-58. https:\/\/doi.org\/10.1016\/j.future.2020.08.018  Ci\u017cnicki M Kurowski K W\u0229glarz J. 2021. \"Energy and performance improvements in stencil computations on multi-node HPC systems with different network and communication topologies \" in Future Generation Computer Systems vol. 115 45-58. https:\/\/doi.org\/10.1016\/j.future.2020.08.018","DOI":"10.1016\/j.future.2020.08.018"},{"volume-title":"International Symposium on Code Generation and Optimization, 75-86","year":"2004","author":"Lattner V.","key":"e_1_3_2_1_19_1"}],"event":{"name":"CNIOT2021: 2021 2nd International Conference on Computing, Networks and Internet of Things","acronym":"CNIOT2021","location":"Beijing China"},"container-title":["2021 2nd International Conference on Computing, Networks and Internet of Things (CNIOT 2021)"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3468691.3468707","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3468691.3468707","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:17:18Z","timestamp":1750191438000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3468691.3468707"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,20]]},"references-count":19,"alternative-id":["10.1145\/3468691.3468707","10.1145\/3468691"],"URL":"https:\/\/doi.org\/10.1145\/3468691.3468707","relation":{},"subject":[],"published":{"date-parts":[[2021,5,20]]}}}