{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T02:40:53Z","timestamp":1769827253862,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":156,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CCF-1845986,DGE1745016"],"award-info":[{"award-number":["CCF-1845986,DGE1745016"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527379","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"42-58","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["t\u00e4k\u014d"],"prefix":"10.1145","author":[{"given":"Brian C.","family":"Schwedock","sequence":"first","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Piratach","family":"Yoovidhya","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Jennifer","family":"Seibert","sequence":"additional","affiliation":[{"name":"Binghamton University"}]},{"given":"Nathan","family":"Beckmann","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Shared memory consistency models: A tutorial","author":"Adve Sarita V","year":"1996","unstructured":"Sarita V Adve and Kourosh Gharachorloo . 1996. Shared memory consistency models: A tutorial . IEEE Computer ( 1996 ). Sarita V Adve and Kourosh Gharachorloo. 1996. Shared memory consistency models: A tutorial. IEEE Computer (1996)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223985"},{"key":"e_1_3_2_1_4_1","unstructured":"Agner Fog. 2020. The microarchitecture of Intel AMD and VIA CPUs. https:\/\/www.agner.org\/optimize\/microarchitecture.pdf.  Agner Fog. 2020. The microarchitecture of Intel AMD and VIA CPUs. https:\/\/www.agner.org\/optimize\/microarchitecture.pdf."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173189"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037741"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00062"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"e_1_3_2_1_12_1","volume-title":"Adaptive caches as a defense mechanism against cache side-channel attacks. Journal of Cryptographic Engineering","author":"Bandara Sahan","year":"2020","unstructured":"Sahan Bandara and Michel A Kinsy . 2020. Adaptive caches as a defense mechanism against cache side-channel attacks. Journal of Cryptographic Engineering ( 2020 ). Sahan Bandara and Michel A Kinsy. 2020. Adaptive caches as a defense mechanism against cache side-channel attacks. Journal of Cryptographic Engineering (2020)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.12"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.112"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. of the 22nd intl. conf. on Parallel Architectures and Compilation Techniques.","author":"Beckmann Nathan","year":"2013","unstructured":"Nathan Beckmann and Daniel Sanchez . 2013 . Jigsaw: Scalable Software-Defined Caches . In Proc. of the 22nd intl. conf. on Parallel Architectures and Compilation Techniques. Nathan Beckmann and Daniel Sanchez. 2013. Jigsaw: Scalable Software-Defined Caches. In Proc. of the 22nd intl. conf. on Parallel Architectures and Compilation Techniques."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056022"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056061"},{"key":"e_1_3_2_1_18_1","unstructured":"Bryan Black. 2013. Die Stacking is Happening!. In MICRO-46 Keynote.  Bryan Black. 2013. Die Stacking is Happening!. In MICRO-46 Keynote."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210377.3210381"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_2_1_21_1","volume-title":"Web caching and Zipf-like distributions: Evidence and implications","author":"Breslau Lee","unstructured":"Lee Breslau , Pei Cao , Li Fan , Graham Phillips , and Scott Shenker . 1999. Web caching and Zipf-like distributions: Evidence and implications . In IEEE INFOCOM. 126--134. Lee Breslau, Pei Cao, Li Fan, Graham Phillips, and Scott Shenker. 1999. Web caching and Zipf-like distributions: Evidence and implications. In IEEE INFOCOM. 126--134."},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. of the 22nd IEEE Intl. Parallel and Distributed Processing Symp. (Proc. IPDPS).","author":"Bulu\u00e7 Aydin","unstructured":"Aydin Bulu\u00e7 . and John R. Gilbert . 2008. On the representation and multiplication of hypersparse matrices . In Proc. of the 22nd IEEE Intl. Parallel and Distributed Processing Symp. (Proc. IPDPS). Aydin Bulu\u00e7. and John R. Gilbert. 2008. On the representation and multiplication of hypersparse matrices. In Proc. of the 22nd IEEE Intl. Parallel and Distributed Processing Symp. (Proc. IPDPS)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744334"},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. of the 24th intl. conf. on Architectural Support for Programming Languages and Operating Systems (Proc. ASPLOS-XXIV).","author":"Chen Shuang","unstructured":"Shuang Chen , Christina Delimitrou , and Jos\u00e9 F. Martinez . 2019. PARTIES: QoS-Aware Resource Partitioning for Multiple Interactive Services . In Proc. of the 24th intl. conf. on Architectural Support for Programming Languages and Operating Systems (Proc. ASPLOS-XXIV). Shuang Chen, Christina Delimitrou, and Jos\u00e9 F. Martinez. 2019. PARTIES: QoS-Aware Resource Partitioning for Multiple Interactive Services. In Proc. of the 24th intl. conf. on Architectural Support for Programming Languages and Operating Systems (Proc. ASPLOS-XXIV)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.20"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3196494.3196501"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2983995"},{"key":"e_1_3_2_1_29_1","volume-title":"Improving Real-Time Performance by Using Cache Allocation Technology. Intel Whitepaper","author":"Intel","year":"2015","unstructured":"Intel corporation. 2015. Improving Real-Time Performance by Using Cache Allocation Technology. Intel Whitepaper ( 2015 ). Intel corporation. 2015. Improving Real-Time Performance by Using Cache Allocation Technology. Intel Whitepaper (2015)."},{"key":"e_1_3_2_1_30_1","volume-title":"GPU Computing: To Exascale and Beyond. In Supercomputing '10","author":"Dally William J.","year":"2010","unstructured":"William J. Dally . 2010 . GPU Computing: To Exascale and Beyond. In Supercomputing '10 , Plenary Talk. William J. Dally. 2010. GPU Computing: To Exascale and Beyond. In Supercomputing '10, Plenary Talk."},{"key":"e_1_3_2_1_31_1","volume-title":"Proc. of the ACM\/IEEE conf. on Supercomputing (Proc. SC03)","author":"Dally W. J.","unstructured":"W. J. Dally , P. Hanrahan , M. Erez , T. J. Knight , F. Labonte , J-H Ahn , N. Jayasena , U. J. Kapasi , A. Das , J. Gummaraju , and I. Buck . 2003. Merrimac: Supercomputing with streams . In Proc. of the ACM\/IEEE conf. on Supercomputing (Proc. SC03) . W. J. Dally, P. Hanrahan, M. Erez, T. J. Knight, F. Labonte, J-H Ahn, N. Jayasena, U. J. Kapasi, A. Das, J. Gummaraju, and I. Buck. 2003. Merrimac: Supercomputing with streams. In Proc. of the ACM\/IEEE conf. on Supercomputing (Proc. SC03)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"e_1_3_2_1_33_1","volume-title":"The University of Florida sparse matrix collection. ACM TOMS 38, 1","author":"Davis Timothy A","year":"2011","unstructured":"Timothy A Davis and Yifan Hu. 2011. The University of Florida sparse matrix collection. ACM TOMS 38, 1 ( 2011 ). Timothy A Davis and Yifan Hu. 2011. The University of Florida sparse matrix collection. ACM TOMS 38, 1 (2011)."},{"key":"e_1_3_2_1_34_1","volume-title":"Proc. of the 44th annual Intl. Symp. on Computer Architecture (Proc. ISCA-44)","author":"Sa Christopher De","year":"2017","unstructured":"Christopher De Sa , Matthew Feldman , Christopher R\u00e9 , and Kunle Olukotun . 2017 . Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent . In Proc. of the 44th annual Intl. Symp. on Computer Architecture (Proc. ISCA-44) . Christopher De Sa, Matthew Feldman, Christopher R\u00e9, and Kunle Olukotun. 2017. Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent. In Proc. of the 44th annual Intl. Symp. on Computer Architecture (Proc. ISCA-44)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00025"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00019"},{"key":"e_1_3_2_1_38_1","volume-title":"Proc. of the 38th annual Intl. Symp. on Computer Architecture (Proc. ISCA-38)","author":"Esmaeilzadeh H.","unstructured":"H. Esmaeilzadeh , E. Blem , R. St Amant , K. Sankaralingam , and D. Burger . 2011. Dark Silicon and The End of Multicore Scaling . In Proc. of the 38th annual Intl. Symp. on Computer Architecture (Proc. ISCA-38) . H. Esmaeilzadeh, E. Blem, R. St Amant, K. Sankaralingam, and D. Burger. 2011. Dark Silicon and The End of Multicore Scaling. In Proc. of the 38th annual Intl. Symp. on Computer Architecture (Proc. ISCA-38)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830832"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00038"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00084"},{"key":"e_1_3_2_1_44_1","volume-title":"Processing in memory: The Terasys massively parallel PIM array. Computer 28, 4","author":"Gokhale Maya","year":"1995","unstructured":"Maya Gokhale , Bill Holmes , and Ken Iobst . 1995. Processing in memory: The Terasys massively parallel PIM array. Computer 28, 4 ( 1995 ). Maya Gokhale, Bill Holmes, and Ken Iobst. 1995. Processing in memory: The Terasys massively parallel PIM array. Computer 28, 4 (1995)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241208"},{"key":"e_1_3_2_1_47_1","first-page":"204","article-title":"A Memory Encryption Engine Suitable for General Purpose Processors","volume":"2016","author":"Gueron Shay","year":"2016","unstructured":"Shay Gueron . 2016 . A Memory Encryption Engine Suitable for General Purpose Processors . IACR Cryptol. ePrint Arch. 2016 (2016), 204 . Shay Gueron. 2016. A Memory Encryption Engine Suitable for General Purpose Processors. IACR Cryptol. ePrint Arch. 2016 (2016), 204.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_49_1","volume-title":"Scalable shared memory multiprocessors","author":"Gupta Anoop","unstructured":"Anoop Gupta , Wolf-Dietrich Weber , and Todd Mowry . 1992. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes . In Scalable shared memory multiprocessors . Springer , 167--192. Anoop Gupta, Wolf-Dietrich Weber, and Todd Mowry. 1992. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In Scalable shared memory multiprocessors. Springer, 167--192."},{"key":"e_1_3_2_1_50_1","volume-title":"Proc. of the 43rd annual Intl. Symp. on Computer Architecture (Proc. ISCA-43)","author":"Han Song","unstructured":"Song Han , Xingyu Liu , Huizi Mao , Jing Pu , Ardavan Pdream , Mark A. Horowitz , and William J. Dally . 2016. EIE: Efficient Inference Engine on Compressed Deep Neural Network . In Proc. of the 43rd annual Intl. Symp. on Computer Architecture (Proc. ISCA-43) . Song Han, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pdream, Mark A. Horowitz, and William J. Dally. 2016. EIE: Efficient Inference Engine on Compressed Deep Neural Network. In Proc. of the 43rd annual Intl. Symp. on Computer Architecture (Proc. ISCA-43)."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.46"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124546"},{"key":"e_1_3_2_1_53_1","unstructured":"John Hennessy and David Patterson. 2018. A New Golden Age for Computer Architecture: Domain-Specific Hardware\/Software Co-Design Enhanced Security Open Instruction Sets and Agile Chip Development. In Turing Award Lecture.  John Hennessy and David Patterson. 2018. A New Golden Age for Computer Architecture: Domain-Specific Hardware\/Software Co-Design Enhanced Security Open Instruction Sets and Agile Chip Development. In Turing Award Lecture."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967958"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"Mark Horowitz. 2014. Computing's energy problem (and what we can do about it). In ISSCC.  Mark Horowitz. 2014. Computing's energy problem (and what we can do about it). In ISSCC.","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"Mark Horowitz Margaret Martonosi Todd C Mowry and Michael D Smith. 1996. Informing memory operations: Providing memory performance feedback in modern processors. (1996).  Mark Horowitz Margaret Martonosi Todd C Mowry and Michael D Smith. 1996. Informing memory operations: Providing memory performance feedback in modern processors. (1996).","DOI":"10.1145\/232973.233000"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"e_1_3_2_1_60_1","unstructured":"Intel. 2020. Intel Optane Persistent Memory 200.  Intel. 2020. Intel Optane Persistent Memory 200."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830777"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541944"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00058"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897962"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"crossref","unstructured":"B. Khailany W. J. Dally U. J. Kapasi P. Mattson J. Namkoong J. D. Owens B. Towles A. Chang and S. Rixner. 2001. Imagine: media processing with streams. IEEE Micro 21 2 (2001).  B. Khailany W. J. Dally U. J. Kapasi P. Mattson J. Namkoong J. D. Owens B. Towles A. Chang and S. Rixner. 2001. Imagine: media processing with streams. IEEE Micro 21 2 (2001).","DOI":"10.1109\/40.918001"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967948"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192056"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026931"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.42"},{"key":"e_1_3_2_1_76_1","volume-title":"There's plenty of room at the Top: What will drive computer performance after Moore's law? Science 368, 6495","author":"Leiserson Charles E","year":"2020","unstructured":"Charles E Leiserson , Neil C Thompson , Joel S Emer , Bradley C Kuszmaul , Butler W Lampson , Daniel Sanchez , and Tao B Schardl . 2020. There's plenty of room at the Top: What will drive computer performance after Moore's law? Science 368, 6495 ( 2020 ). Charles E Leiserson, Neil C Thompson, Joel S Emer, Bradley C Kuszmaul, Butler W Lampson, Daniel Sanchez, and Tao B Schardl. 2020. There's plenty of room at the Top: What will drive computer performance after Moore's law? Science 368, 6495 (2020)."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"crossref","unstructured":"Daniel Lenoski James Laudon Kourosh Gharachorloo Anoop Gupta and John Hennessy. 1990. The directory-based cache coherence protocol for the DASH multiprocessor. (1990).  Daniel Lenoski James Laudon Kourosh Gharachorloo Anoop Gupta and John Hennessy. 1990. The directory-based cache coherence protocol for the DASH multiprocessor. (1990).","DOI":"10.1145\/325164.325132"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367497.1367591"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3199478.3199488"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378497"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737978"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00022"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133920"},{"key":"e_1_3_2_1_87_1","volume-title":"Proc. of the 12th USENIX Conference on Operating Systems Design and Implementation (OSDI'18)","author":"Maeng Kiwan","year":"2018","unstructured":"Kiwan Maeng and Brandon Lucia . 2018 . Adaptive Dynamic Checkpointing for Safe Efficient Intermittent Computing . In Proc. of the 12th USENIX Conference on Operating Systems Design and Implementation (OSDI'18) . USENIX Association, Berkeley, CA, USA, 16 pages. http:\/\/dl.acm.org\/citation.cfm?id=3291168.3291178 Kiwan Maeng and Brandon Lucia. 2018. Adaptive Dynamic Checkpointing for Safe Efficient Intermittent Computing. In Proc. of the 12th USENIX Conference on Operating Systems Design and Implementation (OSDI'18). USENIX Association, Berkeley, CA, USA, 16 pages. http:\/\/dl.acm.org\/citation.cfm?id=3291168.3291178"},{"key":"e_1_3_2_1_88_1","volume-title":"Why on-chip cache coherence is here to stay. Commun. ACM","author":"Martin Milo","year":"2012","unstructured":"Milo Martin , Mark D Hill , and Daniel J Sorin . 2012. Why on-chip cache coherence is here to stay. Commun. ACM ( 2012 ). Milo Martin, Mark D Hill, and Daniel J Sorin. 2012. Why on-chip cache coherence is here to stay. Commun. ACM (2012)."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.54"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00010"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872363"},{"key":"e_1_3_2_1_94_1","volume-title":"1st International Workshop on Architectures for Graph Processing (AGP","author":"Mukkara Anurag","year":"2017","unstructured":"Anurag Mukkara , Nathan Beckmann , and Daniel Sanchez . 2017 . Cache-Guided Scheduling: Exploiting Caches to Maximize Locality in Graph Processing . In 1st International Workshop on Architectures for Graph Processing (AGP 2017), held in conjuntion with ISCA-44. Anurag Mukkara, Nathan Beckmann, and Daniel Sanchez. 2017. Cache-Guided Scheduling: Exploiting Caches to Maximize Locality in Graph Processing. In 1st International Workshop on Architectures for Graph Processing (AGP 2017), held in conjuntion with ISCA-44."},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358254"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/GIIS.2018.8635767"},{"key":"e_1_3_2_1_97_1","volume-title":"Proc. of the 54th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-54)","author":"Quan","unstructured":"Quan M. Nguyen and Daniel Sanchez. 2021. Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures . In Proc. of the 54th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-54) . Quan M. Nguyen and Daniel Sanchez. 2021. Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures. In Proc. of the 54th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-54)."},{"key":"e_1_3_2_1_98_1","volume-title":"Proc. of the 20th annual Intl. Symp. on Computer Architecture.","author":"Noakes Michael D.","unstructured":"Michael D. Noakes , Deborah A. Wallach , and William J. Dally . 1993. The J-machine multicomputer: an architectural evaluation . In Proc. of the 20th annual Intl. Symp. on Computer Architecture. Michael D. Noakes, Deborah A. Wallach, and William J. Dally. 1993. The J-machine multicomputer: an architectural evaluation. In Proc. of the 20th annual Intl. Symp. on Computer Architecture."},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"crossref","unstructured":"Tony Nowatzki Vinay Gangadhar Newsha Ardalani and Karthikeyan Sankaralingam. 2017. Stream-dataflow acceleration. In ISCA 44.  Tony Nowatzki Vinay Gangadhar Newsha Ardalani and Karthikeyan Sankaralingam. 2017. Stream-dataflow acceleration. In ISCA 44.","DOI":"10.1145\/3079856.3080255"},{"key":"e_1_3_2_1_100_1","volume-title":"Proc. of the 26th IEEE intl. symp. on High Performance Computer Architecture (Proc. HPCA-26)","author":"Omar Hamza","year":"2020","unstructured":"Hamza Omar and Omer Khan . 2020 . IRONHIDE:A Secure Multicore that Efficiently Mitigates Microarchitecture State Attacks for Interactive Applications . In Proc. of the 26th IEEE intl. symp. on High Performance Computer Architecture (Proc. HPCA-26) . Hamza Omar and Omer Khan. 2020. IRONHIDE:A Secure Multicore that Efficiently Mitigates Microarchitecture State Attacks for Interactive Applications. In Proc. of the 26th IEEE intl. symp. on High Performance Computer Architecture (Proc. HPCA-26)."},{"key":"e_1_3_2_1_101_1","volume-title":"Proc. of the 25th annual Intl. Symp. on Computer Architecture (Proc. ISCA-25)","author":"Oskin M.","unstructured":"M. Oskin , F. Chong , and T. Sherwood . 1998. Active Pages: A Model of Computation for Intelligent Memory . In Proc. of the 25th annual Intl. Symp. on Computer Architecture (Proc. ISCA-25) . M. Oskin, F. Chong, and T. Sherwood. 1998. Active Pages: A Model of Computation for Intelligent Memory. In Proc. of the 25th annual Intl. Symp. on Computer Architecture (Proc. ISCA-25)."},{"key":"e_1_3_2_1_102_1","volume-title":"Cryptographers' Track at the RSA Conference","author":"Osvik Dag Arne","unstructured":"Dag Arne Osvik , Adi Shamir , and Eran Tromer . 2006. Cache attacks and countermeasures: the case of AES . In Cryptographers' Track at the RSA Conference . Springer , 1--20. Dag Arne Osvik, Adi Shamir, and Eran Tromer. 2006. Cache attacks and countermeasures: the case of AES. In Cryptographers' Track at the RSA Conference. Springer, 1--20."},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_105_1","volume-title":"Proc. of the 46th annual Intl. Symp. on Computer Architecture (Proc. ISCA-46)","author":"Pattnaik Ashutosh","unstructured":"Ashutosh Pattnaik , Xulong Tang , Onur Kayiran , Adwait Jog , Asit Mishra , Mahmut T Kandemir , Anand Sivasubramaniam , and Chita R Das .2019. Opportunistic computing in gpu architectures . In Proc. of the 46th annual Intl. Symp. on Computer Architecture (Proc. ISCA-46) . Ashutosh Pattnaik, Xulong Tang, Onur Kayiran, Adwait Jog, Asit Mishra, Mahmut T Kandemir, Anand Sivasubramaniam, and Chita R Das.2019. Opportunistic computing in gpu architectures. In Proc. of the 46th annual Intl. Symp. on Computer Architecture (Proc. ISCA-46)."},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378501"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"e_1_3_2_1_110_1","volume-title":"Proc. of the 39th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-39)","author":"Qureshi M.K.","unstructured":"M.K. Qureshi and Y.N. Patt . 2006. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches . In Proc. of the 39th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-39) . M.K. Qureshi and Y.N. Patt. 2006. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proc. of the 39th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-39)."},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288138"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124551"},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00041"},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540715"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"crossref","unstructured":"Mahadev Satyanarayanan Nathan Beckmann Grace A. Lewis and Brandon Lucia. 2021. The Role of Edge Offload for Hardware-Accelerated Mobile Devices. In HotMobile.  Mahadev Satyanarayanan Nathan Beckmann Grace A. Lewis and Brandon Lucia. 2021. The Role of Edge Offload for Hardware-Accelerated Mobile Devices. In HotMobile.","DOI":"10.1145\/3446382.3448360"},{"key":"e_1_3_2_1_120_1","volume-title":"Proc. of the 53rd annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-53)","author":"Brian","unstructured":"Brian C. Schwedock and Nathan Beckmann. 2020. Jumanji: The Case for Dynamic NUCA in the Datacenter . In Proc. of the 53rd annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-53) . Brian C. Schwedock and Nathan Beckmann. 2020. Jumanji: The Case for Dynamic NUCA in the Datacenter. In Proc. of the 53rd annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-53)."},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192072"},{"key":"e_1_3_2_1_123_1","volume-title":"Proc. of the 46th Design Automation Conf. (Proc. DAC-46)","author":"Shacham Ofer","year":"2009","unstructured":"Ofer Shacham , Zain Asgar , Han Chen , Amin Firoozshahian , Rehan Hameed , Christos Kozyrakis , Wajahat Qadeer , Stephen Richardson , Alex Solomatnikov , Don Stark , Megan Wachs , and Mark Horowitz . 2009 . Smart memories polymorphic chip multiprocessor . In Proc. of the 46th Design Automation Conf. (Proc. DAC-46) . Ofer Shacham, Zain Asgar, Han Chen, Amin Firoozshahian, Rehan Hameed, Christos Kozyrakis, Wajahat Qadeer, Stephen Richardson, Alex Solomatnikov, Don Stark, Megan Wachs, and Mark Horowitz. 2009. Smart memories polymorphic chip multiprocessor. In Proc. of the 46th Design Automation Conf. (Proc. DAC-46)."},{"key":"e_1_3_2_1_124_1","volume-title":"Miao Hu, R Stanley Williams, and Vivek Srikumar.","author":"Shafiee Ali","year":"2016","unstructured":"Ali Shafiee , Anirban Nag , Naveen Muralimanohar , Rajeev Balasubramonian , John Paul Strachan , Miao Hu, R Stanley Williams, and Vivek Srikumar. 2016 . ISAAC : A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. (2016). Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R Stanley Williams, and Vivek Srikumar. 2016. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. (2016)."},{"key":"e_1_3_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431638"},{"key":"e_1_3_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080206"},{"key":"e_1_3_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124540"},{"key":"e_1_3_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"e_1_3_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_3_2_1_130_1","volume-title":"WaveScalar. In Proc. of the 36th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-36)","author":"Swanson Steven","year":"2003","unstructured":"Steven Swanson , Ken Michelson , Andrew Schwerin , and Mark Oskin . 2003 . WaveScalar. In Proc. of the 36th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-36) . Steven Swanson, Ken Michelson, Andrew Schwerin, and Mark Oskin. 2003. WaveScalar. In Proc. of the 36th annual IEEE\/ACM intl. symp. on Microarchitecture (Proc. MICRO-36)."},{"key":"e_1_3_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00061"},{"key":"e_1_3_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00042"},{"key":"e_1_3_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080214"},{"key":"e_1_3_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00058"},{"key":"e_1_3_2_1_135_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00025"},{"key":"e_1_3_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304006"},{"key":"e_1_3_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00027"},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"crossref","unstructured":"Dani Voitsechov and Yoav Etsion. 2014. Single-graph multiple flows: Energy efficient design alternative for GPGPUs. (2014).  Dani Voitsechov and Yoav Etsion. 2014. Single-graph multiple flows: Energy efficient design alternative for GPGPUs. (2014).","DOI":"10.1109\/ISCA.2014.6853234"},{"key":"e_1_3_2_1_139_1","doi-asserted-by":"crossref","unstructured":"E. Waingold M. Taylor D. Srikrishna V. Sarkar W. Lee V. Lee J. Kim M. Frank P. Finch R. Barua J. Babb S. Amarasinghe and A. Agarwal. 1997. Baring it all to software: Raw machines. IEEE Computer 30 9 (1997).  E. Waingold M. Taylor D. Srikrishna V. Sarkar W. Lee V. Lee J. Kim M. Frank P. Finch R. Barua J. Babb S. Amarasinghe and A. Agarwal. 1997. Baring it all to software: Raw machines. IEEE Computer 30 9 (1997).","DOI":"10.1109\/2.612254"},{"key":"e_1_3_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322229"},{"key":"e_1_3_2_1_141_1","unstructured":"Zhengrong Wang Jian Weng Sihao Liu and Tony Nowatzki. 2022. Near-Stream Computing: General and Transparent Near-Cache Acceleration. (2022).  Zhengrong Wang Jian Weng Sihao Liu and Tony Nowatzki. 2022. Near-Stream Computing: General and Transparent Near-Cache Acceleration. (2022)."},{"key":"e_1_3_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00060"},{"key":"e_1_3_2_1_143_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00063"},{"key":"e_1_3_2_1_144_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132761"},{"key":"e_1_3_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"e_1_3_2_1_146_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00087"},{"key":"e_1_3_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018896.3065843"},{"key":"e_1_3_2_1_148_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_149_1","volume-title":"IEEE Computer Architecture Letters","author":"Zhang Dan","year":"2016","unstructured":"Dan Zhang , Xiaoyu Ma , and Derek Chiou . 2016. Worklist-directed Prefetching. IEEE Computer Architecture Letters ( 2016 ). Dan Zhang, Xiaoyu Ma, and Derek Chiou. 2016. Worklist-directed Prefetching. IEEE Computer Architecture Letters (2016)."},{"key":"e_1_3_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173197"},{"key":"e_1_3_2_1_151_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195679"},{"key":"e_1_3_2_1_152_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830774"},{"key":"e_1_3_2_1_153_1","article-title":"Leveraging Hardware Caches for Memoization","volume":"17","author":"Zhang Guowei","year":"2018","unstructured":"Guowei Zhang and Daniel Sanchez . 2018 . Leveraging Hardware Caches for Memoization . Computer Architecture Letters (CAL) 17 , 1 (2018). Guowei Zhang and Daniel Sanchez. 2018. Leveraging Hardware Caches for Memoization. Computer Architecture Letters (CAL) 17, 1 (2018).","journal-title":"Computer Architecture Letters (CAL)"},{"key":"e_1_3_2_1_154_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358272"},{"key":"e_1_3_2_1_155_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507774"},{"key":"e_1_3_2_1_156_1","volume-title":"Proc. of the USENIX Annual Technical Conf. (Proc. USENIX ATC).","author":"Zhang Lu","year":"2019","unstructured":"Lu Zhang and Steven Swanson . 2019 . Pangolin: A Fault-Tolerant Persistent Memory Programming Library . In Proc. of the USENIX Annual Technical Conf. (Proc. USENIX ATC). Lu Zhang and Steven Swanson. 2019. Pangolin: A Fault-Tolerant Persistent Memory Programming Library. In Proc. of the USENIX Annual Technical Conf. (Proc. USENIX ATC)."},{"key":"e_1_3_2_1_157_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00053"}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527379","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527379","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:27Z","timestamp":1750188627000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527379"}},"subtitle":["a polymorphic cache hierarchy for general-purpose optimization of data movement"],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":156,"alternative-id":["10.1145\/3470496.3527379","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527379","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}