{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:18Z","timestamp":1772724918874,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100017693","name":"HiPEAC Network","doi-asserted-by":"publisher","award":["CollaborationGrants 2020"],"award-info":[{"award-number":["CollaborationGrants 2020"]}],"id":[{"id":"10.13039\/100017693","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Swedish Research Council","award":["2018-05254"],"award-info":[{"award-number":["2018-05254"]}]},{"name":"Vicerrectorado de Investigaci\u00f3n e Internacionalizaci\u00f3n of the University of Murcia","award":["Talento 2021 programme"],"award-info":[{"award-number":["Talento 2021 programme"]}]},{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["819134"],"award-info":[{"award-number":["819134"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527385","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"14-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Free atomics"],"prefix":"10.1145","author":[{"given":"Ashkan","family":"Asgharzadeh","sequence":"first","affiliation":[{"name":"University of Murcia, Murcia, Spain"}]},{"given":"Juan M.","family":"Cebrian","sequence":"additional","affiliation":[{"name":"University of Murcia, Murcia, Spain"}]},{"given":"Arthur","family":"Perais","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble, France"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[{"name":"Uppsala University, Uppsala, Sweden"}]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[{"name":"University of Murcia, Murcia, Spain"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"24th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 673--686.","author":"Abel Andreas","unstructured":"Andreas Abel and Jan Reineke . 2019. uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures . In 24th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 673--686. Andreas Abel and Jan Reineke. 2019. uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures. In 24th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 673--686."},{"key":"e_1_3_2_1_2_1","volume-title":"29th Int'l Conf. on Supercomputing (ICS). 295--305.","author":"Aga Shaizeen","unstructured":"Shaizeen Aga , Abhayendra Singh , and Satish Narayanasamy . 2015. zfence: Data-Less Coherence for Efficient Fences . In 29th Int'l Conf. on Supercomputing (ICS). 295--305. Shaizeen Aga, Abhayendra Singh, and Satish Narayanasamy. 2015. zfence: Data-Less Coherence for Efficient Fences. In 29th Int'l Conf. on Supercomputing (ICS). 295--305."},{"key":"e_1_3_2_1_3_1","volume-title":"Jha","author":"Agarwal Niket","year":"2009","unstructured":"Niket Agarwal , Tushar Krishna , Li-Shiuan Peh , and Niraj K . Jha . 2009 . GARNET : A Detailed On-Chip Network Model inside a Full-System Simulator. In Int'l Symp. on Performance Analysis of Systems and Software (ISPASS) . 33--42. Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, and Niraj K. Jha. 2009. GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator. In Int'l Symp. on Performance Analysis of Systems and Software (ISPASS). 33--42."},{"key":"e_1_3_2_1_4_1","unstructured":"ARM. 2021. ARM Architecture Reference Manual Armv8 for Armv8-A Architecture Profile. ARM Holdings. https:\/\/developer.arm.com\/documentation\/102105\/latest\/  ARM. 2021. ARM Architecture Reference Manual Armv8 for Armv8-A Architecture Profile. ARM Holdings. https:\/\/developer.arm.com\/documentation\/102105\/latest\/"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926442"},{"key":"e_1_3_2_1_6_1","volume-title":"Austin","author":"Todd","year":"1999","unstructured":"Todd M. Austin . 1999 . DIVA : A Reliable Substrate for Deep Submicron Microarchitecture Design. In 32nd Int'l Symp. on Microarchitecture (MICRO) . 196--207. Todd M. Austin. 1999. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In 32nd Int'l Symp. on Microarchitecture (MICRO). 196--207."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511811258"},{"key":"e_1_3_2_1_8_1","volume-title":"Benchmarking Modern Multiprocessors. Ph. D. Dissertation","author":"Bienia Christian","unstructured":"Christian Bienia . 2011. Benchmarking Modern Multiprocessors. Ph. D. Dissertation . Princeton University . Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Ph. D. Dissertation. Princeton University."},{"key":"e_1_3_2_1_9_1","volume-title":"Jaswinder Pal Singh, and Kai Li","author":"Bienia Christian","year":"2008","unstructured":"Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh, and Kai Li . 2008 . The PARSEC Benchmark Suite: Characterization and Architectural Implications. In 17th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT) . 72--81. Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. 2008. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In 17th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 72--81."},{"key":"e_1_3_2_1_10_1","volume-title":"Emer","author":"Chrysos George Z.","year":"1998","unstructured":"George Z. Chrysos and Joel S . Emer . 1998 . Memory Dependence Prediction using Store Sets. In 25th Int'l Symp. on Computer Architecture (ISCA) . 142--153. George Z. Chrysos and Joel S. Emer. 1998. Memory Dependence Prediction using Store Sets. In 25th Int'l Symp. on Computer Architecture (ISCA). 142--153."},{"key":"e_1_3_2_1_11_1","volume-title":"Lee","author":"Chynoweth Michael W.","year":"2012","unstructured":"Michael W. Chynoweth and Mary R . Lee . 2012 . Implementing Scalable Atomic Locks for Multi-Core Intel\u00ae EM64T and IA32 Architectures . (July 2012). Michael W. Chynoweth and Mary R. Lee. 2012. Implementing Scalable Atomic Locks for Multi-Core Intel\u00ae EM64T and IA32 Architectures. (July 2012)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00289519"},{"key":"e_1_3_2_1_13_1","volume-title":"15th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 531--543.","author":"Duan Yuelu","unstructured":"Yuelu Duan , Nima Honarmand , and Josep Torrellas . 2015. Asymmetric Memory Fences: Optimizing Both Performance and Implementability . In 15th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 531--543. Yuelu Duan, Nima Honarmand, and Josep Torrellas. 2015. Asymmetric Memory Fences: Optimizing Both Performance and Implementability. In 15th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 531--543."},{"key":"e_1_3_2_1_14_1","volume-title":"40th Int'l Symp. on Computer Architecture (ISCA). 213--224.","author":"Duan Yuelu","unstructured":"Yuelu Duan , Abdullah Muzahid , and Josep Torrellas . 2013. WeeFence: Toward Making Fences Free in TSO . In 40th Int'l Symp. on Computer Architecture (ISCA). 213--224. Yuelu Duan, Abdullah Muzahid, and Josep Torrellas. 2013. WeeFence: Toward Making Fences Free in TSO. In 40th Int'l Symp. on Computer Architecture (ISCA). 213--224."},{"key":"e_1_3_2_1_15_1","volume-title":"ITSLF: Inter-Thread Store-to-Load Forwarding in Simultaneous Multithreading. In 54th Int'l Symp. on Microarchitecture (MICRO). 1296--1308.","author":"Feliu Josu\u00e9","year":"2021","unstructured":"Josu\u00e9 Feliu , Alberto Ros , Manuel E. Acacio , and Stefanos Kaxiras . 2021 . ITSLF: Inter-Thread Store-to-Load Forwarding in Simultaneous Multithreading. In 54th Int'l Symp. on Microarchitecture (MICRO). 1296--1308. Josu\u00e9 Feliu, Alberto Ros, Manuel E. Acacio, and Stefanos Kaxiras. 2021. ITSLF: Inter-Thread Store-to-Load Forwarding in Simultaneous Multithreading. In 54th Int'l Symp. on Microarchitecture (MICRO). 1296--1308."},{"key":"e_1_3_2_1_16_1","unstructured":"Agner Fog. 2020. The Microarchitecture of Intel AMD and VIA CPUs: An Optimization Guide for Assembly Programmers and Compiler Makers. Available at https:\/\/www.agner.org\/optimize\/microarchitecture.pdf.  Agner Fog. 2020. The Microarchitecture of Intel AMD and VIA CPUs: An Optimization Guide for Assembly Programmers and Compiler Makers. Available at https:\/\/www.agner.org\/optimize\/microarchitecture.pdf."},{"key":"e_1_3_2_1_17_1","unstructured":"Kourosh Gharachorloo. 1995. Memory Consistency Models for Shared-Memory Multiprocessors. Research report 95\/9. Western Research Laboratory.  Kourosh Gharachorloo. 1995. Memory Consistency Models for Shared-Memory Multiprocessors. Research report 95\/9. Western Research Laboratory."},{"key":"e_1_3_2_1_18_1","volume-title":"4th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 245--257.","author":"Gharachorloo Kourosh","unstructured":"Kourosh Gharachorloo , Anoop Gupta , and John Hennessy . 1991. Performance Evaluation of Memory Consistency Models for Shared-Memory Multiprocessors . In 4th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 245--257. Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. 1991. Performance Evaluation of Memory Consistency Models for Shared-Memory Multiprocessors. In 4th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 245--257."},{"key":"e_1_3_2_1_19_1","volume-title":"20th Int'l Conf. on Parallel Processing (ICPP). 355--364.","author":"Gharachorloo Kourosh","unstructured":"Kourosh Gharachorloo , Anoop Gupta , and John Hennessy . 1991. Two Techniques to Enhance the Performance of Memory Consistency Models . In 20th Int'l Conf. on Parallel Processing (ICPP). 355--364. Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. 1991. Two Techniques to Enhance the Performance of Memory Consistency Models. In 20th Int'l Conf. on Parallel Processing (ICPP). 355--364."},{"key":"e_1_3_2_1_20_1","volume-title":"Wenisch","author":"Gogte Vaibhav","year":"2018","unstructured":"Vaibhav Gogte , Stephan Diestelhorst , William Wang , Satish Narayanasamy , Peter M. Chen , and Thomas F . Wenisch . 2018 . Persistency for Synchronization-Free Regions. In 45th Int'l Symp. on Computer Architecture (ISCA) . 46--61. Vaibhav Gogte, Stephan Diestelhorst, William Wang, Satish Narayanasamy, Peter M. Chen, and Thomas F. Wenisch. 2018. Persistency for Synchronization-Free Regions. In 45th Int'l Symp. on Computer Architecture (ISCA). 46--61."},{"key":"e_1_3_2_1_21_1","volume-title":"Stefanos Kaxiras, and Alberto Ros.","author":"G\u00f3mez-Hern\u00e1ndez Eduardo Jos\u00e9","year":"2021","unstructured":"Eduardo Jos\u00e9 G\u00f3mez-Hern\u00e1ndez , Juan M. Cebrian , J. Rub\u00e9n Titos Gil , Stefanos Kaxiras, and Alberto Ros. 2021 . Efficient, Distributed , and Non-Speculative Multi-Address Atomic Operations. In 54th Int'l Symp. on Microarchitecture (MICRO) . 337--349. Eduardo Jos\u00e9 G\u00f3mez-Hern\u00e1ndez, Juan M. Cebrian, J. Rub\u00e9n Titos Gil, Stefanos Kaxiras, and Alberto Ros. 2021. Efficient, Distributed, and Non-Speculative Multi-Address Atomic Operations. In 54th Int'l Symp. on Microarchitecture (MICRO). 337--349."},{"key":"e_1_3_2_1_22_1","volume-title":"8th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 58--69.","author":"Hammond Lance","unstructured":"Lance Hammond , Mark Willey , and Kunle Olukotun . 1998. Data Speculation Support for a Chip Multiprocessor . In 8th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 58--69. Lance Hammond, Mark Willey, and Kunle Olukotun. 1998. Data Speculation Support for a Chip Multiprocessor. In 8th Int'l Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS). 58--69."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/114005.102808"},{"key":"e_1_3_2_1_24_1","volume-title":"IBM Data Processing Division","author":"IBM.","year":"1987","unstructured":"IBM. 1987. IBM System\/370 Principles of Operation. GA22-7000 , IBM Data Processing Division , White Plains , NY. ( Sept. 1987 ). IBM. 1987. IBM System\/370 Principles of Operation. GA22-7000, IBM Data Processing Division, White Plains, NY. (Sept. 1987)."},{"key":"e_1_3_2_1_25_1","unstructured":"IBM Corporation. 2020. Power ISA Version 3.1. https:\/\/ibm.ent.box.com\/s\/hhjfw0x0lrbtyzmiaffnbxh2fuo0fog0  IBM Corporation. 2020. Power ISA Version 3.1. https:\/\/ibm.ent.box.com\/s\/hhjfw0x0lrbtyzmiaffnbxh2fuo0fog0"},{"key":"e_1_3_2_1_26_1","unstructured":"Intel. 2021. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual. www.intel.com.  Intel. 2021. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual. www.intel.com."},{"key":"e_1_3_2_1_27_1","first-page":"2018","article-title":"Information technology - Programming languages - C","volume":"9899","author":"IEC.","year":"2018","unstructured":"ISO\/ IEC. 2018 . Information technology - Programming languages - C . ISO\/IEC 9899 : 2018 . ISO\/IEC. 2018. Information technology - Programming languages - C. ISO\/IEC 9899:2018.","journal-title":"ISO\/IEC"},{"key":"e_1_3_2_1_28_1","volume-title":"25th Int'l Conf. on Distributed Computing Systems (ICDCS). 59--68.","author":"Jayanti Prasad","unstructured":"Prasad Jayanti and Srdjan Petrovic . 2005. Efficient Wait-Free Implementation of Multiword LL\/SC Variables . In 25th Int'l Conf. on Distributed Computing Systems (ICDCS). 59--68. Prasad Jayanti and Srdjan Petrovic. 2005. Efficient Wait-Free Implementation of Multiword LL\/SC Variables. In 25th Int'l Conf. on Distributed Computing Systems (ICDCS). 59--68."},{"key":"e_1_3_2_1_30_1","volume-title":"Wenisch","author":"Kolli Aasheesh","year":"2017","unstructured":"Aasheesh Kolli , Vaibhav Gogte , Ali Saidi , Stephan Diestelhorst , Peter M. Chen , Satish Narayanasamy , and Thomas F . Wenisch . 2017 . Language-Level Persistency. In 44th Int'l Symp. on Computer Architecture (ISCA) . 481--493. Aasheesh Kolli, Vaibhav Gogte, Ali Saidi, Stephan Diestelhorst, Peter M. Chen, Satish Narayanasamy, and Thomas F. Wenisch. 2017. Language-Level Persistency. In 44th Int'l Symp. on Computer Architecture (ISCA). 481--493."},{"key":"e_1_3_2_1_31_1","first-page":"2020","article-title":"Programming languages - C++","volume":"14882","author":"K\u00f6ppe Thomas","year":"2020","unstructured":"Thomas K\u00f6ppe . 2020 . Programming languages - C++ . ISO\/IEC 14882 : 2020 . Thomas K\u00f6ppe. 2020. Programming languages - C++. ISO\/IEC 14882:2020.","journal-title":"ISO\/IEC"},{"key":"e_1_3_2_1_32_1","volume-title":"Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi.","author":"Li Sheng","year":"2009","unstructured":"Sheng Li , Jung Ho Ahn , Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. 2009 . McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures. In 42nd Int'l Symp. on Microarchitecture (MICRO) . 469--480. Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. 2009. McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures. In 42nd Int'l Symp. on Microarchitecture (MICRO). 469--480."},{"key":"e_1_3_2_1_33_1","volume-title":"19th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 295--306.","author":"Lin Changhui","unstructured":"Changhui Lin , Vijay Nagarajan , and Rajiv Gupta . 2010. Efficient Sequential Consistency Using Conditional Fences . In 19th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 295--306. Changhui Lin, Vijay Nagarajan, and Rajiv Gupta. 2010. Efficient Sequential Consistency Using Conditional Fences. In 19th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 295--306."},{"key":"e_1_3_2_1_34_1","volume-title":"27th Int'l Conf. on Supercomputing (ICS). 313--324.","author":"Lin Changhui","unstructured":"Changhui Lin , Vijay Nagarajan , and Rajiv Gupta . 2013. Address-Aware Fences . In 27th Int'l Conf. on Supercomputing (ICS). 313--324. Changhui Lin, Vijay Nagarajan, and Rajiv Gupta. 2013. Address-Aware Fences. In 27th Int'l Conf. on Supercomputing (ICS). 313--324."},{"key":"e_1_3_2_1_35_1","volume-title":"Fence Scoping. In 27th Conf. on Supercomputing (SC). 105--116","author":"Lin Changhui","year":"2014","unstructured":"Changhui Lin , Vijay Nagarajan , and Rajiv Gupta . 2014 . Fence Scoping. In 27th Conf. on Supercomputing (SC). 105--116 . Changhui Lin, Vijay Nagarajan, and Rajiv Gupta. 2014. Fence Scoping. In 27th Conf. on Supercomputing (SC). 105--116."},{"key":"e_1_3_2_1_36_1","unstructured":"Jason Lowe-Power Abdul Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby R. Bruce Daniel Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy M.Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Matthew D. Sinclair Boris Shingarov Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David A. Wood Hongil Yoon and \u00c9der F. Zulian. 2020. The Gem5 Simulator: Version 20.0+. arXivpreprint arXiv:2007.03152 (2020).  Jason Lowe-Power Abdul Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby R. Bruce Daniel Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy M.Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Matthew D. Sinclair Boris Shingarov Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David A. Wood Hongil Yoon and \u00c9der F. Zulian. 2020. The Gem5 Simulator: Version 20.0+. arXivpreprint arXiv:2007.03152 (2020)."},{"key":"e_1_3_2_1_37_1","volume-title":"Scott","author":"Michael Maged M.","year":"1995","unstructured":"Maged M. Michael and Michael L . Scott . 1995 . Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors. In 1st Int'l Symp. on High-Performance Computer Architecture (HPCA) . 222--231. Maged M. Michael and Michael L. Scott. 1995. Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors. In 1st Int'l Symp. on High-Performance Computer Architecture (HPCA). 222--231."},{"key":"e_1_3_2_1_38_1","volume-title":"Practical Implementations of Non-Blocking Synchronization Primitives. In 16th Symp. on Principles of Distributed Computing (PODC). 219--228","author":"Moir Mark","year":"1997","unstructured":"Mark Moir . 1997 . Practical Implementations of Non-Blocking Synchronization Primitives. In 16th Symp. on Principles of Distributed Computing (PODC). 219--228 . Mark Moir. 1997. Practical Implementations of Non-Blocking Synchronization Primitives. In 16th Symp. on Principles of Distributed Computing (PODC). 219--228."},{"key":"e_1_3_2_1_39_1","volume-title":"Wood","author":"Nagarajan Vijay","year":"2020","unstructured":"Vijay Nagarajan , Daniel J. Sorin , Mark D. Hill , and David A . Wood . 2020 . A Primer on Memory Consistency and Cache Coherence, Second Edition. Morgan & Claypool Publishers . Vijay Nagarajan, Daniel J. Sorin, Mark D. Hill, and David A. Wood. 2020. A Primer on Memory Consistency and Cache Coherence, Second Edition. Morgan & Claypool Publishers."},{"key":"e_1_3_2_1_40_1","volume-title":"13th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 255--266.","author":"Ogasawara Takeshi","unstructured":"Takeshi Ogasawara , Hideaki Komatsu , and Toshio Nakatani . 2004. To-Lock: Removing Lock Overhead Using the Owners' Temporal Locality . In 13th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 255--266. Takeshi Ogasawara, Hideaki Komatsu, and Toshio Nakatani. 2004. To-Lock: Removing Lock Overhead Using the Owners' Temporal Locality. In 13th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 255--266."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462196"},{"key":"e_1_3_2_1_42_1","volume-title":"Goodman","author":"Rajwar Ravi","year":"2001","unstructured":"Ravi Rajwar and James R . Goodman . 2001 . Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution. In 34th Int'l Symp. on Microarchitecture (MICRO) . 294--305. Ravi Rajwar and James R. Goodman. 2001. Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution. In 34th Int'l Symp. on Microarchitecture (MICRO). 294--305."},{"key":"e_1_3_2_1_43_1","volume-title":"44th Int'l Symp. on Computer Architecture (ISCA). 187--200.","author":"Ros Alberto","unstructured":"Alberto Ros , Trevor E. Carlson , Mehdi Alipour , and Stefanos Kaxiras . 2017. Non-Speculative Load-Load Reordering in TSO . In 44th Int'l Symp. on Computer Architecture (ISCA). 187--200. Alberto Ros, Trevor E. Carlson, Mehdi Alipour, and Stefanos Kaxiras. 2017. Non-Speculative Load-Load Reordering in TSO. In 44th Int'l Symp. on Computer Architecture (ISCA). 187--200."},{"key":"e_1_3_2_1_44_1","volume-title":"45th Int'l Symp. on Computer Architecture (ISCA). 221--234.","author":"Ros Alberto","unstructured":"Alberto Ros and Stefanos Kaxiras . 2018. Non-Speculative Store Coalescing in Total Store Order . In 45th Int'l Symp. on Computer Architecture (ISCA). 221--234. Alberto Ros and Stefanos Kaxiras. 2018. Non-Speculative Store Coalescing in Total Store Order. In 45th Int'l Symp. on Computer Architecture (ISCA). 221--234."},{"key":"e_1_3_2_1_45_1","volume-title":"51st Int'l Symp. on Microarchitecture (MICRO). 95--107.","author":"Ros Alberto","unstructured":"Alberto Ros and Stefanos Kaxiras . 2018. The Superfluous Load Queue . In 51st Int'l Symp. on Microarchitecture (MICRO). 95--107. Alberto Ros and Stefanos Kaxiras. 2018. The Superfluous Load Queue. In 51st Int'l Symp. on Microarchitecture (MICRO). 95--107."},{"key":"e_1_3_2_1_46_1","volume-title":"53rd Int'l Symp. on Microarchitecture (MICRO). 555--567.","author":"Ros Alberto","unstructured":"Alberto Ros and Stefanos Kaxiras . 2020. Speculative Enforcement of Store Atomicity . In 53rd Int'l Symp. on Microarchitecture (MICRO). 555--567. Alberto Ros and Stefanos Kaxiras. 2020. Speculative Enforcement of Store Atomicity. In 53rd Int'l Symp. on Microarchitecture (MICRO). 555--567."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Christos Sakalis Carl Leonardsson Stefanos Kaxiras and Alberto Ros. 2016. Splash-3: A Properly Synchronized Benchmark Suite for Contemporary Research. In Int'l Symp. on Performance Analysis of Systems and Software (ISPASS). 101--111.  Christos Sakalis Carl Leonardsson Stefanos Kaxiras and Alberto Ros. 2016. Splash-3: A Properly Synchronized Benchmark Suite for Contemporary Research. In Int'l Symp. on Performance Analysis of Systems and Software (ISPASS). 101--111.","DOI":"10.1109\/ISPASS.2016.7482078"},{"key":"e_1_3_2_1_48_1","volume-title":"24th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 445--456.","author":"Schweizer Hermann","unstructured":"Hermann Schweizer , Maciej Besta , and Torsten Hoefler . 2015. Evaluating the Cost of Atomic Operations on Modern Architectures . In 24th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 445--456. Hermann Schweizer, Maciej Besta, and Torsten Hoefler. 2015. Evaluating the Cost of Atomic Operations on Modern Architectures. In 24th Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT). 445--456."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_3_2_1_50_1","article-title":"The L-TAGE Branch Predictor","author":"Seznec Andr\u00e9","year":"2007","unstructured":"Andr\u00e9 Seznec . 2007 . The L-TAGE Branch Predictor . The Journal of Instruction-Level Parallelism 9 ( May 2007), 1--13. Andr\u00e9 Seznec. 2007. The L-TAGE Branch Predictor. The Journal of Instruction-Level Parallelism 9 (May 2007), 1--13.","journal-title":"The Journal of Instruction-Level Parallelism 9"},{"key":"e_1_3_2_1_51_1","volume-title":"48th Int'l Symp. on Computer Architecture (ISCA). 456--469.","author":"Shull Thomas","unstructured":"Thomas Shull , Ilias Vougioukas , Nikos Nikoleris , Wendy Elsasser , and Josep Torrellas . 2021. Execution Dependence Extension (EDE): ISA Support for Eliminating Fences . In 48th Int'l Symp. on Computer Architecture (ISCA). 456--469. Thomas Shull, Ilias Vougioukas, Nikos Nikoleris, Wendy Elsasser, and Josep Torrellas. 2021. Execution Dependence Extension (EDE): ISA Support for Eliminating Fences. In 48th Int'l Symp. on Computer Architecture (ISCA). 456--469."},{"key":"e_1_3_2_1_52_1","unstructured":"CORPORATE SPARC International Inc. 1994. The SPARC Architecture Manual (Version 9). Prentice-Hall Inc.  CORPORATE SPARC International Inc. 1994. The SPARC Architecture Manual (Version 9). Prentice-Hall Inc."},{"key":"e_1_3_2_1_53_1","volume-title":"Gross","author":"Trachsel Oliver","year":"2006","unstructured":"Oliver Trachsel , Christoph V. Praun , and Thomas R . Gross . 2006 . On the Effectiveness of Speculative and Selective Memory Fences. In 20th Int'l Parallel and Distributed Processing Symp. (IPDPS) . 9--pp.-. Oliver Trachsel, Christoph V. Praun, and Thomas R. Gross. 2006. On the Effectiveness of Speculative and Selective Memory Fences. In 20th Int'l Parallel and Distributed Processing Symp. (IPDPS). 9--pp.-."},{"key":"e_1_3_2_1_54_1","first-page":"2","article-title":"Queuing Simulation Model for Multiprocessor Systems","volume":"36","author":"Tsuei Thin-Fong","year":"2003","unstructured":"Thin-Fong Tsuei and Wayne Yamamoto . 2003 . Queuing Simulation Model for Multiprocessor Systems . IEEE Computer 36 , 2 (Feb. 2003), 58--64. Thin-Fong Tsuei and Wayne Yamamoto. 2003. Queuing Simulation Model for Multiprocessor Systems. IEEE Computer 36, 2 (Feb. 2003), 58--64.","journal-title":"IEEE Computer"},{"key":"e_1_3_2_1_55_1","volume-title":"The RISC-V Instruction Set Manual Volume I: Unprivileged ISA","author":"Waterman Andrew","year":"2019","unstructured":"Andrew Waterman and Krste Asanovi\u0107 . 2019. The RISC-V Instruction Set Manual Volume I: Unprivileged ISA . RISC-V Foundation . https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/download\/Ratified-IMAFDQC\/riscv-spec- 2019 1213.pdf Andrew Waterman and Krste Asanovi\u0107. 2019. The RISC-V Instruction Set Manual Volume I: Unprivileged ISA. RISC-V Foundation. https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/download\/Ratified-IMAFDQC\/riscv-spec-20191213.pdf"},{"key":"e_1_3_2_1_56_1","volume-title":"21st Int'l Symp. on High-Performance Computer Architecture (HPCA). 577--589.","author":"Xi Sam","unstructured":"Sam Xi , Hans Jacobson , Pradip Bose , Gu-Yeon Wei , and David Brooks . 2015. Quantifying Sources of Error in McPAT and Potential Impacts on Architectural Studies . In 21st Int'l Symp. on High-Performance Computer Architecture (HPCA). 577--589. Sam Xi, Hans Jacobson, Pradip Bose, Gu-Yeon Wei, and David Brooks. 2015. Quantifying Sources of Error in McPAT and Potential Impacts on Architectural Studies. In 21st Int'l Symp. on High-Performance Computer Architecture (HPCA). 577--589."}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527385","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:27Z","timestamp":1750188627000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527385"}},"subtitle":["hardware atomic operations without fences"],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":55,"alternative-id":["10.1145\/3470496.3527385","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527385","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}