{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T16:42:43Z","timestamp":1760028163743,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":99,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"MemRay","award":["G01190170"],"award-info":[{"award-number":["G01190170"]}]},{"name":"NRF","award":["2021R1A2C4001773"],"award-info":[{"award-number":["2021R1A2C4001773"]}]},{"name":"ICT","award":["IITP-2021-0-00524"],"award-info":[{"award-number":["IITP-2021-0-00524"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527397","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"289-305","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["LightPC"],"prefix":"10.1145","author":[{"given":"Sangwon","family":"Lee","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST)"}]},{"given":"Miryeong","family":"Kwon","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST)"}]},{"given":"Gyuyoung","family":"Park","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST)"}]},{"given":"Myoungsoo","family":"Jung","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST)"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","article-title":"Exploring properties and correlations of fatal events in a large-scale hpc system","author":"Di S.","year":"2018","unstructured":"S. Di , H. Guo , R. Gupta , E. R. Pershey , M. Snir , and F. Cappello , \" Exploring properties and correlations of fatal events in a large-scale hpc system ,\" IEEE Transactions on Parallel and Distributed Systems , 2018 . S. Di, H. Guo, R. Gupta, E. R. Pershey, M. Snir, and F. Cappello, \"Exploring properties and correlations of fatal events in a large-scale hpc system,\" IEEE Transactions on Parallel and Distributed Systems, 2018.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_2_1_2_1","article-title":"Copa: Highly cost-effective power back-up for green datacenters","author":"Yin Y.","year":"2019","unstructured":"Y. Yin , J. Wu , X. Zhou , L. Eeckhout , A. Qouneh , T. Li , and Z. Yu , \" Copa: Highly cost-effective power back-up for green datacenters ,\" IEEE Transactions on Parallel and Distributed Systems , 2019 . Y. Yin, J. Wu, X. Zhou, L. Eeckhout, A. Qouneh, T. Li, and Z. Yu, \"Copa: Highly cost-effective power back-up for green datacenters,\" IEEE Transactions on Parallel and Distributed Systems, 2019.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_2_1_3_1","volume-title":"Adaptive task checkpointing and replication: Toward efficient fault-tolerant grids,\" IEEE Transactions on Parallel and Distributed Systems (TPDS'08)","author":"Chtepen M.","year":"2008","unstructured":"M. Chtepen , F. H. Claeys , B. Dhoedt , F. De Turck , P. Demeester , and P. A. Vanrolleghem , \" Adaptive task checkpointing and replication: Toward efficient fault-tolerant grids,\" IEEE Transactions on Parallel and Distributed Systems (TPDS'08) , 2008 . M. Chtepen, F. H. Claeys, B. Dhoedt, F. De Turck, P. Demeester, and P. A. Vanrolleghem, \"Adaptive task checkpointing and replication: Toward efficient fault-tolerant grids,\" IEEE Transactions on Parallel and Distributed Systems (TPDS'08), 2008."},{"key":"e_1_3_2_1_4_1","volume-title":"Storage and Analysis","author":"Di S.","year":"2013","unstructured":"S. Di , Y. Robert , F. Vivien , D. Kondo , C.-L. Wang , and F. Cappello , \" Optimization of cloud task processing with checkpoint-restart mechanism,\" in Proceedings of the International Conference on High Performance Computing, Networking , Storage and Analysis , 2013 . S. Di, Y. Robert, F. Vivien, D. Kondo, C.-L. Wang, and F. Cappello, \"Optimization of cloud task processing with checkpoint-restart mechanism,\" in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, 2013."},{"key":"e_1_3_2_1_5_1","volume-title":"Networking","author":"Nicolae B.","year":"2011","unstructured":"B. Nicolae and F. Cappello , \" Blobcr: efficient checkpoint-restart for hpc applications on iaas clouds using virtual disk image snapshots,\" in SC'11: Proceedings of 2011 International Conference for High Performance Computing , Networking , Storage and Analysis , IEEE , 2011 . B. Nicolae and F. Cappello, \"Blobcr: efficient checkpoint-restart for hpc applications on iaas clouds using virtual disk image snapshots,\" in SC'11: Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, IEEE, 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307681.3325962"},{"key":"e_1_3_2_1_7_1","volume-title":"IEEE","author":"Kannan S.","year":"2013","unstructured":"S. Kannan , A. Gavrilovska , K. Schwan , and D. Milojicic , \" Optimizing checkpoints using nvm as virtual memory,\" in 2013 IEEE 27th International Symposium on Parallel and Distributed Processing (IPDPS'13) , IEEE , 2013 . S. Kannan, A. Gavrilovska, K. Schwan, and D. Milojicic, \"Optimizing checkpoints using nvm as virtual memory,\" in 2013 IEEE 27th International Symposium on Parallel and Distributed Processing (IPDPS'13), IEEE, 2013."},{"key":"e_1_3_2_1_8_1","volume-title":"IEEE","author":"Oliner A. J.","year":"2005","unstructured":"A. J. Oliner , R. K. Sahoo , J. E. Moreira , and M. Gupta , \" Performance implications of periodic checkpointing on large-scale cluster systems,\" in 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) , IEEE , 2005 . A. J. Oliner, R. K. Sahoo, J. E. Moreira, and M. Gupta, \"Performance implications of periodic checkpointing on large-scale cluster systems,\" in 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05), IEEE, 2005."},{"key":"e_1_3_2_1_9_1","volume-title":"IEEE","author":"Tian Y.","year":"2011","unstructured":"Y. Tian , S. Klasky , H. Abbasi , J. Lofstead , R. Grout , N. Podhorszki , Q. Liu , Y. Wang , and W. Yu , \" Edo: improving read performance for scientific applications through elastic data organization,\" in 2011 IEEE International Conference on Cluster Computing (CLUSTER'11) , IEEE , 2011 . Y. Tian, S. Klasky, H. Abbasi, J. Lofstead, R. Grout, N. Podhorszki, Q. Liu, Y. Wang, and W. Yu, \"Edo: improving read performance for scientific applications through elastic data organization,\" in 2011 IEEE International Conference on Cluster Computing (CLUSTER'11), IEEE, 2011."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"D. Tiwari S. Gupta and S. S. Vazhkudai \"Lazy checkpointing: Exploiting temporal locality in failures to mitigate checkpointing overheads on extreme-scale systems \" in 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks IEEE 2014.  D. Tiwari S. Gupta and S. S. Vazhkudai \"Lazy checkpointing: Exploiting temporal locality in failures to mitigate checkpointing overheads on extreme-scale systems \" in 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks IEEE 2014.","DOI":"10.1109\/DSN.2014.101"},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE","author":"Cao J.","year":"2016","unstructured":"J. Cao , K. Arya , R. Garg , S. Matott , D. K. Panda , H. Subramoni , J. Vienne , and G. Cooperman , \" Systemlevel scalable checkpoint-restart for petascale computing,\" in 2016 IEEE 22nd International Conference on Parallel and Distributed Systems (ICPADS'16) , IEEE , 2016 . J. Cao, K. Arya, R. Garg, S. Matott, D. K. Panda, H. Subramoni, J. Vienne, and G. Cooperman, \"Systemlevel scalable checkpoint-restart for petascale computing,\" in 2016 IEEE 22nd International Conference on Parallel and Distributed Systems (ICPADS'16), IEEE, 2016."},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE","author":"Gomez L. A. B.","year":"2010","unstructured":"L. A. B. Gomez , N. Maruyama , F. Cappello , and S. Matsuoka , \" Distributed diskless checkpoint for large scale systems,\" in 2010 10th IEEE\/ACM International Conference on Cluster, Cloud and Grid Computing (CCGRID'10) , IEEE , 2010 . L. A. B. Gomez, N. Maruyama, F. Cappello, and S. Matsuoka, \"Distributed diskless checkpoint for large scale systems,\" in 2010 10th IEEE\/ACM International Conference on Cluster, Cloud and Grid Computing (CCGRID'10), IEEE, 2010."},{"key":"e_1_3_2_1_13_1","unstructured":"Intel \"Optane DC Persistent Memory.\" https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html.  Intel \"Optane DC Persistent Memory.\" https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"N. Tanabe and T. Endo \"Exhaustive evaluation of memory-latency sensitivity on manycore processors with large cache \" in Proceedings of the 2nd International Conference on High Performance Compilation Computing and Communications (HP3C'18) 2018.  N. Tanabe and T. Endo \"Exhaustive evaluation of memory-latency sensitivity on manycore processors with large cache \" in Proceedings of the 2nd International Conference on High Performance Compilation Computing and Communications (HP3C'18) 2018.","DOI":"10.1145\/3195612.3195616"},{"key":"e_1_3_2_1_15_1","volume-title":"Phase-change technology and the future of main memory,\" IEEE micro","author":"Lee B. C.","year":"2010","unstructured":"B. C. Lee , P. Zhou , J. Yang , Y. Zhang , B. Zhao , E. Ipek , O. Mutlu , and D. Burger , \" Phase-change technology and the future of main memory,\" IEEE micro , 2010 . B. C. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. Burger, \"Phase-change technology and the future of main memory,\" IEEE micro, 2010."},{"key":"e_1_3_2_1_16_1","volume-title":"Scalable high performance main memory system using phase-change memory technology,\" in Proceedings of the 36th annual international symposium on Computer architecture","author":"Qureshi M. K.","year":"2009","unstructured":"M. K. Qureshi , V. Srinivasan , and J. A. Rivers , \" Scalable high performance main memory system using phase-change memory technology,\" in Proceedings of the 36th annual international symposium on Computer architecture , 2009 . M. K. Qureshi, V. Srinivasan, and J. A. Rivers, \"Scalable high performance main memory system using phase-change memory technology,\" in Proceedings of the 36th annual international symposium on Computer architecture, 2009."},{"key":"e_1_3_2_1_17_1","volume-title":"Phase change memory,\" Proceedings of the IEEE","author":"Wong H.-S. P.","year":"2010","unstructured":"H.-S. P. Wong , S. Raoux , S. Kim , J. Liang , J. P. Reifenberg , B. Rajendran , M. Asheghi , and K. E. Goodson , \" Phase change memory,\" Proceedings of the IEEE , 2010 . H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, \"Phase change memory,\" Proceedings of the IEEE, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2987303"},{"key":"e_1_3_2_1_19_1","volume-title":"IEEE","author":"Wang Z.","year":"2020","unstructured":"Z. Wang , X. Liu , J. Yang , T. Michailidis , S. Swanson , and J. Zhao , \" Characterizing and modeling non-volatile memory systems,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , IEEE , 2020 . Z. Wang, X. Liu, J. Yang, T. Michailidis, S. Swanson, and J. Zhao, \"Characterizing and modeling non-volatile memory systems,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), IEEE, 2020."},{"key":"e_1_3_2_1_20_1","volume-title":"Understanding the idiosyncrasies of real persistent memory,\" Proceedings of the VLDB Endowment","author":"Gugnani S.","year":"2020","unstructured":"S. Gugnani , A. Kashyap , and X. Lu , \" Understanding the idiosyncrasies of real persistent memory,\" Proceedings of the VLDB Endowment , 2020 . S. Gugnani, A. Kashyap, and X. Lu, \"Understanding the idiosyncrasies of real persistent memory,\" Proceedings of the VLDB Endowment, 2020."},{"key":"e_1_3_2_1_21_1","volume-title":"Pangolin: A fault-tolerant persistent memory programming library,\" in 2019 USENIX Annual Technical Conference (USENIXATC 19)","author":"Zhang L.","year":"2019","unstructured":"L. Zhang and S. Swanson , \" Pangolin: A fault-tolerant persistent memory programming library,\" in 2019 USENIX Annual Technical Conference (USENIXATC 19) , 2019 . L. Zhang and S. Swanson, \"Pangolin: A fault-tolerant persistent memory programming library,\" in 2019 USENIX Annual Technical Conference (USENIXATC 19), 2019."},{"key":"e_1_3_2_1_22_1","volume-title":"Poseidon: Safe, fast and scalable persistent memory allocator,\" in Proceedings of the 21st International Middleware Conference","author":"Demeri A.","year":"2020","unstructured":"A. Demeri , W.-H. Kim , R. M. Krishnan , J. Kim , M. Ismail , and C. Min , \" Poseidon: Safe, fast and scalable persistent memory allocator,\" in Proceedings of the 21st International Middleware Conference , 2020 . A. Demeri, W.-H. Kim, R. M. Krishnan, J. Kim, M. Ismail, and C. Min, \"Poseidon: Safe, fast and scalable persistent memory allocator,\" in Proceedings of the 21st International Middleware Conference, 2020."},{"key":"e_1_3_2_1_23_1","volume-title":"ACM","author":"Xu J.","year":"2017","unstructured":"J. Xu , L. Zhang , A. Memaripour , A. Gangadharaiah , A. Borase , T. Brito Da Silva, S. Swanson, and A. Rudoff, \"Nova-fortis: A fault-tolerant non-volatile main memory file system,\" in Proceedings of the 26th Symposium on Operating Systems Principles (SOSP '17) , ACM , 2017 . J. Xu, L. Zhang, A. Memaripour, A. Gangadharaiah, A. Borase, T. Brito Da Silva, S. Swanson, and A. Rudoff, \"Nova-fortis: A fault-tolerant non-volatile main memory file system,\" in Proceedings of the 26th Symposium on Operating Systems Principles (SOSP '17), ACM, 2017."},{"key":"e_1_3_2_1_24_1","volume-title":"Log-structured non-volatile main memory,\" in 2017 USENIX Annual Technical Conference (USENIXATC 17)","author":"Hu Q.","year":"2017","unstructured":"Q. Hu , J. Ren , A. Badam , J. Shu , and T. Moscibroda , \" Log-structured non-volatile main memory,\" in 2017 USENIX Annual Technical Conference (USENIXATC 17) , 2017 . Q. Hu, J. Ren, A. Badam, J. Shu, and T. Moscibroda, \"Log-structured non-volatile main memory,\" in 2017 USENIX Annual Technical Conference (USENIXATC 17), 2017."},{"key":"e_1_3_2_1_25_1","unstructured":"SiFive \"SiFive TileLink Specification.\" https:\/\/sifive.cdn.prismic.io\/sifive\/7bef6f5c-ed3a-4712-866a-1a2e0c6b7b13_tilelink_spec_1.8.1.pdf.  SiFive \"SiFive TileLink Specification.\" https:\/\/sifive.cdn.prismic.io\/sifive\/7bef6f5c-ed3a-4712-866a-1a2e0c6b7b13_tilelink_spec_1.8.1.pdf."},{"key":"e_1_3_2_1_26_1","volume-title":"Basic performance measurements of the intel optane dc persistent memory module,\" arXiv preprint arXiv:1903.05714","author":"Izraelevitz J.","year":"2019","unstructured":"J. Izraelevitz , J. Yang , L. Zhang , J. Kim , X. Liu , A. Memaripour , Y. J. Soh , Z. Wang , Y. Xu , S. R. Dulloor , , \" Basic performance measurements of the intel optane dc persistent memory module,\" arXiv preprint arXiv:1903.05714 , 2019 . J. Izraelevitz, J. Yang, L. Zhang, J. Kim, X. Liu, A. Memaripour, Y. J. Soh, Z. Wang, Y. Xu, S. R. Dulloor, et al., \"Basic performance measurements of the intel optane dc persistent memory module,\" arXiv preprint arXiv:1903.05714, 2019."},{"key":"e_1_3_2_1_27_1","volume-title":"An empirical guide to the behavior and use of scalable persistent memory,\" in 18th USENIX Conference on File and Storage Technologies (FAST 20)","author":"Yang J.","year":"2020","unstructured":"J. Yang , J. Kim , M. Hoseinzadeh , J. Izraelevitz , and S. Swanson , \" An empirical guide to the behavior and use of scalable persistent memory,\" in 18th USENIX Conference on File and Storage Technologies (FAST 20) , 2020 . J. Yang, J. Kim, M. Hoseinzadeh, J. Izraelevitz, and S. Swanson, \"An empirical guide to the behavior and use of scalable persistent memory,\" in 18th USENIX Conference on File and Storage Technologies (FAST 20), 2020."},{"key":"e_1_3_2_1_28_1","unstructured":"\"Quick start guide part 1: Persistent memory provisioning introduction.\" https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/qsg-intro-to-provisioning-pmem.html.  \"Quick start guide part 1: Persistent memory provisioning introduction.\" https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/articles\/qsg-intro-to-provisioning-pmem.html."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70740"},{"key":"e_1_3_2_1_30_1","volume-title":"Memory channel that supports near memory and far memory access","author":"Nale B.","year":"2016","unstructured":"B. Nale , R. K. Ramanujan , M. P. Swaminathan , T. Thomas , and T. Polepeddi , \" Memory channel that supports near memory and far memory access ,\" May 17 2016 . US Patent 9,342,453. B. Nale, R. K. Ramanujan, M. P. Swaminathan, T. Thomas, and T. Polepeddi, \"Memory channel that supports near memory and far memory access,\" May 17 2016. US Patent 9,342,453."},{"key":"e_1_3_2_1_31_1","unstructured":"\"Direct access for files.\" https:\/\/www.kernel.org\/doc\/Documentation\/filesystems\/dax.txt.  \"Direct access for files.\" https:\/\/www.kernel.org\/doc\/Documentation\/filesystems\/dax.txt."},{"key":"e_1_3_2_1_32_1","volume-title":"IEEE","author":"Kateja R.","year":"2020","unstructured":"R. Kateja , N. Beckmann , and G. R. Ganger , \" Tvarak: software-managed hardware offload for redundancy in direct-access nvm storage,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) , IEEE , 2020 . R. Kateja, N. Beckmann, and G. R. Ganger, \"Tvarak: software-managed hardware offload for redundancy in direct-access nvm storage,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), IEEE, 2020."},{"key":"e_1_3_2_1_33_1","unstructured":"Intel \"libpmemobj: A native transactional object store.\" https:\/\/pmem.io\/pmdk\/libpmemobj\/.  Intel \"libpmemobj: A native transactional object store.\" https:\/\/pmem.io\/pmdk\/libpmemobj\/."},{"key":"e_1_3_2_1_34_1","unstructured":"Intel \"Pmdk: Persistent memory development kit.\" http:\/\/www.pmem.io.  Intel \"Pmdk: Persistent memory development kit.\" http:\/\/www.pmem.io."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1218063.1217949"},{"key":"e_1_3_2_1_36_1","volume-title":"Twizzler: a data-centric os for non-volatile memory,\" in 2020 USENIX Annual Technical Conference (USENIXATC 20)","author":"Bittman D.","year":"2020","unstructured":"D. Bittman , P. Alvaro , P. Mehra , D. D. Long , and E. L. Miller , \" Twizzler: a data-centric os for non-volatile memory,\" in 2020 USENIX Annual Technical Conference (USENIXATC 20) , 2020 . D. Bittman, P. Alvaro, P. Mehra, D. D. Long, and E. L. Miller, \"Twizzler: a data-centric os for non-volatile memory,\" in 2020 USENIX Annual Technical Conference (USENIXATC 20), 2020."},{"key":"e_1_3_2_1_37_1","volume-title":"The boon and bane of cross-signing: Shedding light on a common practice in public key infrastructures,\" in Proceedings of the 2020 ACM SIGSAC Conference on Computer and Communications Security","author":"Hiller J.","year":"2020","unstructured":"J. Hiller , J. Amann , and O. Hohlfeld , \" The boon and bane of cross-signing: Shedding light on a common practice in public key infrastructures,\" in Proceedings of the 2020 ACM SIGSAC Conference on Computer and Communications Security , 2020 . J. Hiller, J. Amann, and O. Hohlfeld, \"The boon and bane of cross-signing: Shedding light on a common practice in public key infrastructures,\" in Proceedings of the 2020 ACM SIGSAC Conference on Computer and Communications Security, 2020."},{"key":"e_1_3_2_1_39_1","volume-title":"Accessed","author":"Zerr R. J.","year":"2014","unstructured":"R. J. Zerr and R. S. Baker , \" Snap: Sn (discrete ordinates) application proxy,\" Online: https:\/\/github.com\/losalamos\/SNAP . Accessed : Sep , 2014 . R. J. Zerr and R. S. Baker, \"Snap: Sn (discrete ordinates) application proxy,\" Online: https:\/\/github.com\/losalamos\/SNAP. Accessed: Sep, 2014."},{"key":"e_1_3_2_1_40_1","volume-title":"Boomeramg: a parallel algebraic multigrid solver and preconditioner,\" Applied Numerical Mathematics","author":"Yang U. M.","year":"2002","unstructured":"U. M. Yang , \" Boomeramg: a parallel algebraic multigrid solver and preconditioner,\" Applied Numerical Mathematics , 2002 . U. M. Yang et al., \"Boomeramg: a parallel algebraic multigrid solver and preconditioner,\" Applied Numerical Mathematics, 2002."},{"key":"e_1_3_2_1_41_1","volume-title":"Analysis of redundancy and application balance in the spec cpu2006 benchmark suite,\" in Proceedings of the 34th annual international symposium on Computer architecture","author":"Phansalkar A.","year":"2007","unstructured":"A. Phansalkar , A. Joshi , and L. K. John , \" Analysis of redundancy and application balance in the spec cpu2006 benchmark suite,\" in Proceedings of the 34th annual international symposium on Computer architecture , 2007 . A. Phansalkar, A. Joshi, and L. K. John, \"Analysis of redundancy and application balance in the spec cpu2006 benchmark suite,\" in Proceedings of the 34th annual international symposium on Computer architecture, 2007."},{"key":"e_1_3_2_1_42_1","volume-title":"IEEE","author":"Treibig J.","year":"2010","unstructured":"J. Treibig , G. Hager , and G. Wellein , \" Likwid: A lightweight performance-oriented tool suite for x86 multicore environments,\" in 2010 39th International Conference on Parallel Processing Workshops (ICPP'10) , IEEE , 2010 . J. Treibig, G. Hager, and G. Wellein, \"Likwid: A lightweight performance-oriented tool suite for x86 multicore environments,\" in 2010 39th International Conference on Parallel Processing Workshops (ICPP'10), IEEE, 2010."},{"key":"e_1_3_2_1_43_1","volume-title":"Architecting phase change memory as a scalable dram alternative,\" in Proceedings of the 36th annual international symposium on Computer architecture","author":"Lee B. C.","year":"2009","unstructured":"B. C. Lee , E. Ipek , O. Mutlu , and D. Burger , \" Architecting phase change memory as a scalable dram alternative,\" in Proceedings of the 36th annual international symposium on Computer architecture , 2009 . B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, \"Architecting phase change memory as a scalable dram alternative,\" in Proceedings of the 36th annual international symposium on Computer architecture, 2009."},{"key":"e_1_3_2_1_44_1","volume-title":"IEEE","author":"Kim Y.","year":"2012","unstructured":"Y. Kim , V. Seshadri , D. Lee , J. Liu , and O. Mutlu , \" A case for exploiting subarray-level parallelism (salp) in dram,\" in 2012 39th Annual International Symposium on Computer Architecture (ISCA) , IEEE , 2012 . Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, \"A case for exploiting subarray-level parallelism (salp) in dram,\" in 2012 39th Annual International Symposium on Computer Architecture (ISCA), IEEE, 2012."},{"key":"e_1_3_2_1_45_1","volume-title":"Sonicboom: The 3rd generation berkeley out-of-order machine","author":"Zhao J.","year":"2020","unstructured":"J. Zhao , B. Korpan , A. Gonzalez , and K. Asanovic , \" Sonicboom: The 3rd generation berkeley out-of-order machine ,\" May 2020 . J. Zhao, B. Korpan, A. Gonzalez, and K. Asanovic, \"Sonicboom: The 3rd generation berkeley out-of-order machine,\" May 2020."},{"key":"e_1_3_2_1_46_1","unstructured":"\"Xilinx virtex7 fpga.\" https:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-7.html.  \"Xilinx virtex7 fpga.\" https:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-7.html."},{"key":"e_1_3_2_1_47_1","unstructured":"S. flower \"Super flower SF-600R12A.\" https:\/\/www.super-flower.com.  S. flower \"Super flower SF-600R12A.\" https:\/\/www.super-flower.com."},{"key":"e_1_3_2_1_48_1","unstructured":"DELL \"DELL Power Supply 770-BCBD.\" https:\/\/www.dell.com\/en-sg\/work\/shop\/dell-mellanox-sb7800-sb7890-460-watt-power-supply\/apd\/770-bcbd\/computer-chassis-components.  DELL \"DELL Power Supply 770-BCBD.\" https:\/\/www.dell.com\/en-sg\/work\/shop\/dell-mellanox-sb7800-sb7890-460-watt-power-supply\/apd\/770-bcbd\/computer-chassis-components."},{"key":"e_1_3_2_1_49_1","unstructured":"\"Device power management specification.\" https:\/\/elinux.org\/Device_Power_Management_Specification.  \"Device power management specification.\" https:\/\/elinux.org\/Device_Power_Management_Specification."},{"key":"e_1_3_2_1_50_1","unstructured":"ARM \"AMBA AXI and ACE protocol specification.\" https:\/\/static.docs.arm.com\/ihi0022\/d\/IHI0022D_amba_axi_protocol_spec.pdf.  ARM \"AMBA AXI and ACE protocol specification.\" https:\/\/static.docs.arm.com\/ihi0022\/d\/IHI0022D_amba_axi_protocol_spec.pdf."},{"key":"e_1_3_2_1_51_1","volume-title":"Hypertransport i,\" O Link Specification","author":"H. T. Consortium et al.","year":"2003","unstructured":"H. T. Consortium et al. , \" Hypertransport i,\" O Link Specification , 2003 . H. T. Consortium et al., \"Hypertransport i,\" O Link Specification, 2003."},{"key":"e_1_3_2_1_52_1","unstructured":"\"Introduction to intel\u00ae architecture.\" https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/ia-introduction-basics-paper.pdf.  \"Introduction to intel\u00ae architecture.\" https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/ia-introduction-basics-paper.pdf."},{"key":"e_1_3_2_1_53_1","volume-title":"IEEE","author":"Qureshi M. K.","year":"2009","unstructured":"M. K. Qureshi , J. Karidis , M. Franceschini , V. Srinivasan , L. Lastras , and B. Abali , \" Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling,\" in 2009 42nd Annual IEEE\/ACM international symposium on microarchitecture (MICRO) , IEEE , 2009 . M. K. Qureshi, J. Karidis, M. Franceschini, V. Srinivasan, L. Lastras, and B. Abali, \"Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling,\" in 2009 42nd Annual IEEE\/ACM international symposium on microarchitecture (MICRO), IEEE, 2009."},{"key":"e_1_3_2_1_54_1","volume-title":"IEEE","author":"Qureshi M. K.","year":"2010","unstructured":"M. K. Qureshi , M. M. Franceschini , and L. A. Lastras-Montano , \" Improving read performance of phase change memories via write cancellation and write pausing,\" in HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture , IEEE , 2010 . M. K. Qureshi, M. M. Franceschini, and L. A. Lastras-Montano, \"Improving read performance of phase change memories via write cancellation and write pausing,\" in HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, IEEE, 2010."},{"key":"e_1_3_2_1_55_1","volume-title":"Hybrid cache architecture with disparate memory technologies,\" ACM SIGARCH computer architecture news","author":"Wu X.","year":"2009","unstructured":"X. Wu , J. Li , L. Zhang , E. Speight , R. Rajamony , and Y. Xie , \" Hybrid cache architecture with disparate memory technologies,\" ACM SIGARCH computer architecture news , 2009 . X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, \"Hybrid cache architecture with disparate memory technologies,\" ACM SIGARCH computer architecture news, 2009."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7794"},{"key":"e_1_3_2_1_57_1","volume-title":"A durable and energy efficient main memory using phase change memory technology,\" ACM SIGARCH computer architecture news","author":"Zhou P.","year":"2009","unstructured":"P. Zhou , B. Zhao , J. Yang , and Y. Zhang , \" A durable and energy efficient main memory using phase change memory technology,\" ACM SIGARCH computer architecture news , 2009 . P. Zhou, B. Zhao, J. Yang, and Y. Zhang, \"A durable and energy efficient main memory using phase change memory technology,\" ACM SIGARCH computer architecture news, 2009."},{"key":"e_1_3_2_1_58_1","volume-title":"In-page logging with pcram,\" Proceedings of the VLDB Endowment","author":"Kim K.","year":"2011","unstructured":"K. Kim , S.-W. Lee , B. Moon , C. Park , and J.-Y. Hwang , \"Ipl-p : In-page logging with pcram,\" Proceedings of the VLDB Endowment , 2011 . K. Kim, S.-W. Lee, B. Moon, C. Park, and J.-Y. Hwang, \"Ipl-p: In-page logging with pcram,\" Proceedings of the VLDB Endowment, 2011."},{"key":"e_1_3_2_1_59_1","volume-title":"FREENIX Track","author":"Dieter W. R.","year":"2001","unstructured":"W. R. Dieter and J. E. Lumpp Jr , \" User-level check-pointing for linuxthreads programs.,\" in USENIX Annual Technical Conference , FREENIX Track , 2001 . W. R. Dieter and J. E. Lumpp Jr, \"User-level check-pointing for linuxthreads programs.,\" in USENIX Annual Technical Conference, FREENIX Track, 2001."},{"key":"e_1_3_2_1_60_1","volume-title":"Berkeley lab checkpoint\/restart (blcr) for linux clusters,\" in Journal of Physics: Conference Series","author":"Hargrove P. H.","year":"2006","unstructured":"P. H. Hargrove and J. C. Duell , \" Berkeley lab checkpoint\/restart (blcr) for linux clusters,\" in Journal of Physics: Conference Series , IOP Publishing , 2006 . P. H. Hargrove and J. C. Duell, \"Berkeley lab checkpoint\/restart (blcr) for linux clusters,\" in Journal of Physics: Conference Series, IOP Publishing, 2006."},{"key":"e_1_3_2_1_61_1","volume-title":"2012 IEEE International Solid-State Circuits Conference, IEEE","author":"Choi Y.","year":"2012","unstructured":"Y. Choi , I. Song , M.-H. Park , H. Chung , S. Chang , B. Cho , J. Kim , Y. Oh , D. Kwon , J. Sunwoo , A 20nm 1.8 v 8gb pram with 40mb\/s program bandwidth,\" in 2012 IEEE International Solid-State Circuits Conference, IEEE , 2012 . Y. Choi, I. Song, M.-H. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, J. Sunwoo, et al., \"A 20nm 1.8 v 8gb pram with 40mb\/s program bandwidth,\" in 2012 IEEE International Solid-State Circuits Conference, IEEE, 2012."},{"key":"e_1_3_2_1_62_1","unstructured":"\"Redis.\" https:\/\/redis.io\/.  \"Redis.\" https:\/\/redis.io\/."},{"key":"e_1_3_2_1_63_1","unstructured":"\"Keydb.\" https:\/\/keydb.dev\/.  \"Keydb.\" https:\/\/keydb.dev\/."},{"key":"e_1_3_2_1_64_1","unstructured":"\"Memcached.\" https:\/\/memcached.org\/.  \"Memcached.\" https:\/\/memcached.org\/."},{"key":"e_1_3_2_1_65_1","unstructured":"\"Sqlite.\" https:\/\/www.sqlite.org\/.  \"Sqlite.\" https:\/\/www.sqlite.org\/."},{"key":"e_1_3_2_1_66_1","volume-title":"Sonicboom: The 3rd generation berkeley out-of-order machine,\" in Fourth Workshop on Computer Architecture Research with RISC-V","author":"Zhao J.","year":"2020","unstructured":"J. Zhao , B. Korpan , A. Gonzalez , and K. Asanovic , \" Sonicboom: The 3rd generation berkeley out-of-order machine,\" in Fourth Workshop on Computer Architecture Research with RISC-V , 2020 . J. Zhao, B. Korpan, A. Gonzalez, and K. Asanovic, \"Sonicboom: The 3rd generation berkeley out-of-order machine,\" in Fourth Workshop on Computer Architecture Research with RISC-V, 2020."},{"key":"e_1_3_2_1_67_1","volume-title":"IEEE","author":"Cho S.-J.","year":"2012","unstructured":"S.-J. Cho , J. Ahn , H. Choi , and W. Sung , \" Performance analysis of multi-bank dram with increased clock frequency,\" in 2012 IEEE International Symposium on Circuits and Systems , IEEE , 2012 . S.-J. Cho, J. Ahn, H. Choi, and W. Sung, \"Performance analysis of multi-bank dram with increased clock frequency,\" in 2012 IEEE International Symposium on Circuits and Systems, IEEE, 2012."},{"key":"e_1_3_2_1_68_1","volume-title":"www.cs.virginia.edu\/stream\/ref. html# what","author":"McCalpin J. D.","year":"1995","unstructured":"J. D. McCalpin , \"Stream benchmark,\" Link : www.cs.virginia.edu\/stream\/ref. html# what , 1995 . J. D. McCalpin, \"Stream benchmark,\" Link: www.cs.virginia.edu\/stream\/ref. html# what, 1995."},{"key":"e_1_3_2_1_69_1","volume-title":"Adaptive dynamic checkpointing for safe efficient intermittent computing,\" in 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI'18)","author":"Maeng K.","year":"2018","unstructured":"K. Maeng and B. Lucia , \" Adaptive dynamic checkpointing for safe efficient intermittent computing,\" in 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI'18) , 2018 . K. Maeng and B. Lucia, \"Adaptive dynamic checkpointing for safe efficient intermittent computing,\" in 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI'18), 2018."},{"key":"e_1_3_2_1_70_1","volume-title":"IEEE Computer Society","author":"Zhang Y.","year":"2003","unstructured":"Y. Zhang and K. Chakrabarty , \" Energy-aware adaptive checkpointing in embedded real-time systems,\" in Proceedings of the conference on Design, Automation and Test in Europe-Volume 1 , IEEE Computer Society , 2003 . Y. Zhang and K. Chakrabarty, \"Energy-aware adaptive checkpointing in embedded real-time systems,\" in Proceedings of the conference on Design, Automation and Test in Europe-Volume 1, IEEE Computer Society, 2003."},{"key":"e_1_3_2_1_71_1","volume-title":"ACM","author":"Coburn J.","year":"2011","unstructured":"J. Coburn , A. M. Caulfield , A. Akel , L. M. Grupp , R. K. Gupta , R. Jhala , and S. Swanson , \" Nv-heaps: making persistent objects fast and safe with next-generation, non-volatile memories,\" in Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems (ASPLOS '11) , ACM , 2011 . J. Coburn, A. M. Caulfield, A. Akel, L. M. Grupp, R. K. Gupta, R. Jhala, and S. Swanson, \"Nv-heaps: making persistent objects fast and safe with next-generation, non-volatile memories,\" in Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems (ASPLOS '11), ACM, 2011."},{"key":"e_1_3_2_1_72_1","volume-title":"IEEE","author":"Ma K.","year":"2015","unstructured":"K. Ma , Y. Zheng , S. Li , K. Swaminathan , X. Li , Y. Liu , J. Sampson , Y. Xie , and V. Narayanan , \" Architecture exploration for ambient energy harvesting nonvolatile processors,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA'15) , IEEE , 2015 . K. Ma, Y. Zheng, S. Li, K. Swaminathan, X. Li, Y. Liu, J. Sampson, Y. Xie, and V. Narayanan, \"Architecture exploration for ambient energy harvesting nonvolatile processors,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA'15), IEEE, 2015."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927131"},{"key":"e_1_3_2_1_74_1","volume-title":"IEEE","author":"Wang Y.","year":"2012","unstructured":"Y. Wang , Y. Liu , S. Li , D. Zhang , B. Zhao , M.-F. Chiang , Y. Yan , B. Sai , and H. Yang , \" A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops,\" in 2012 Proceedings of the ESSCIRC (ESSCIRC'12) , IEEE , 2012 . Y. Wang, Y. Liu, S. Li, D. Zhang, B. Zhao, M.-F. Chiang, Y. Yan, B. Sai, and H. Yang, \"A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops,\" in 2012 Proceedings of the ESSCIRC (ESSCIRC'12), IEEE, 2012."},{"key":"e_1_3_2_1_75_1","volume-title":"USENIX","author":"Xu J.","year":"2016","unstructured":"J. Xu and S. Swanson , \" Nova: A log-structured file system for hybrid volatile\/non-volatile main memories,\" in Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST '16) , USENIX , 2016 . J. Xu and S. Swanson, \"Nova: A log-structured file system for hybrid volatile\/non-volatile main memories,\" in Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST '16), USENIX, 2016."},{"key":"e_1_3_2_1_76_1","volume-title":"IEEE","author":"Kim D.","year":"2012","unstructured":"D. Kim , S. Lee , J. Chung , D. H. Kim , D. H. Woo , S. Yoo , and S. Lee , \" Hybrid dram\/pram-based main memory for single-chip cpu\/gpu,\" in DAC Design Automation Conference 2012 , IEEE , 2012 . D. Kim, S. Lee, J. Chung, D. H. Kim, D. H. Woo, S. Yoo, and S. Lee, \"Hybrid dram\/pram-based main memory for single-chip cpu\/gpu,\" in DAC Design Automation Conference 2012, IEEE, 2012."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_2_1_78_1","volume-title":"Springer","author":"Leonov V.","year":"2011","unstructured":"V. Leonov , \"Energy harvesting for self-powered wearable devices,\" in Wearable Monitoring Systems , Springer , 2011 . V. Leonov, \"Energy harvesting for self-powered wearable devices,\" in Wearable Monitoring Systems, Springer, 2011."},{"key":"e_1_3_2_1_79_1","volume-title":"ACM","author":"Narayanan D.","year":"2012","unstructured":"D. Narayanan and O. Hodson , \" Whole-system persistence,\" in Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '12) , ACM , 2012 . D. Narayanan and O. Hodson, \"Whole-system persistence,\" in Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '12), ACM, 2012."},{"key":"e_1_3_2_1_80_1","volume-title":"Electrochemical supercapacitors for energy storage and conversion,\" Handbook of Clean Energy Systems","author":"Kim B. K.","year":"2015","unstructured":"B. K. Kim , S. Sy , A. Yu , and J. Zhang , \" Electrochemical supercapacitors for energy storage and conversion,\" Handbook of Clean Energy Systems , 2015 . B. K. Kim, S. Sy, A. Yu, and J. Zhang, \"Electrochemical supercapacitors for energy storage and conversion,\" Handbook of Clean Energy Systems, 2015."},{"key":"e_1_3_2_1_81_1","unstructured":"\"2021. intel optane persistent memory 200 series brief..\" https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/memory-storage\/optane-persistent-memory\/optane-persistent-memory-200-series-brief.html.  \"2021. intel optane persistent memory 200 series brief..\" https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/memory-storage\/optane-persistent-memory\/optane-persistent-memory-200-series-brief.html."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab39a0"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"e_1_3_2_1_84_1","volume-title":"IEEE","author":"Lu S.-L.","year":"2015","unstructured":"S.-L. Lu , Y.-C. Lin , and C.-L. Yang , \"Improving dram latency with dynamic asymmetric subarray,\" in 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 255--266 , IEEE , 2015 . S.-L. Lu, Y.-C. Lin, and C.-L. Yang, \"Improving dram latency with dynamic asymmetric subarray,\" in 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 255--266, IEEE, 2015."},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3011647"},{"key":"e_1_3_2_1_86_1","first-page":"4","volume-title":"Ald-based confined pcm with a metallic liner toward unlimited endurance,\" in 2016 IEEE International Electron Devices Meeting (IEDM)","author":"Kim W.","year":"2016","unstructured":"W. Kim , M. BrightSky , T. Masuda , N. Sosa , S. Kim , R. Bruce , F. Carta , G. Fraczak , H. Cheng , A. Ray , , \" Ald-based confined pcm with a metallic liner toward unlimited endurance,\" in 2016 IEEE International Electron Devices Meeting (IEDM) , pp. 4 -- 2 , IEEE , 2016 . W. Kim, M. BrightSky, T. Masuda, N. Sosa, S. Kim, R. Bruce, F. Carta, G. Fraczak, H. Cheng, A. Ray, et al., \"Ald-based confined pcm with a metallic liner toward unlimited endurance,\" in 2016 IEEE International Electron Devices Meeting (IEDM), pp. 4--2, IEEE, 2016."},{"key":"e_1_3_2_1_87_1","first-page":"199","volume-title":"Programming disturbance and cell scaling in phase change memory: For up to 16nm based 4f 2 cell,\" in 2010 Symposium on VLSI Technology","author":"Lee S.","year":"2010","unstructured":"S. Lee , M. Kim , G. Do , S. Kim , H. Lee , J. Sim , N. Park , S. Hong , Y. Jeon , K. Choi , , \" Programming disturbance and cell scaling in phase change memory: For up to 16nm based 4f 2 cell,\" in 2010 Symposium on VLSI Technology , pp. 199 -- 200 , IEEE , 2010 . S. Lee, M. Kim, G. Do, S. Kim, H. Lee, J. Sim, N. Park, S. Hong, Y. Jeon, K. Choi, et al., \"Programming disturbance and cell scaling in phase change memory: For up to 16nm based 4f 2 cell,\" in 2010 Symposium on VLSI Technology, pp. 199--200, IEEE, 2010."},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694352"},{"key":"e_1_3_2_1_89_1","first-page":"253","volume-title":"Cost-effective write disturbance mitigation techniques for advancing pcm density,\" in 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Tavana M. K.","year":"2017","unstructured":"M. K. Tavana and D. Kaeli , \" Cost-effective write disturbance mitigation techniques for advancing pcm density,\" in 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 253 -- 260 , IEEE , 2017 . M. K. Tavana and D. Kaeli, \"Cost-effective write disturbance mitigation techniques for advancing pcm density,\" in 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 253--260, IEEE, 2017."},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2746342"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705587"},{"key":"e_1_3_2_1_93_1","first-page":"333","volume-title":"Improving privacy and lifetime of pcm-based main memory,\" in 2010 IEEE\/IFIP International Conference on Dependable Systems & Networks (DSN)","author":"Kong J.","year":"2010","unstructured":"J. Kong and H. Zhou , \" Improving privacy and lifetime of pcm-based main memory,\" in 2010 IEEE\/IFIP International Conference on Dependable Systems & Networks (DSN) , pp. 333 -- 342 , IEEE , 2010 . J. Kong and H. Zhou, \"Improving privacy and lifetime of pcm-based main memory,\" in 2010 IEEE\/IFIP International Conference on Dependable Systems & Networks (DSN), pp. 333--342, IEEE, 2010."},{"key":"e_1_3_2_1_94_1","volume-title":"URL https:\/\/www.amd.com\/system\/files\/Tech-Docs\/42301_15h_Mod_00h-0Fh_BKDG.pdf","author":"Devices A.","year":"2012","unstructured":"A. Devices , \"Bios and kernel developer's guide (bkdg) for amd family 15h models 00h-0fh processors ( 2012 ),\" URL https:\/\/www.amd.com\/system\/files\/Tech-Docs\/42301_15h_Mod_00h-0Fh_BKDG.pdf . A. Devices, \"Bios and kernel developer's guide (bkdg) for amd family 15h models 00h-0fh processors (2012),\" URL https:\/\/www.amd.com\/system\/files\/Tech-Docs\/42301_15h_Mod_00h-0Fh_BKDG.pdf."},{"key":"e_1_3_2_1_95_1","volume-title":"Reliability, availability, and serviceability","author":"Processor I. X.","year":"2012","unstructured":"I. X. Processor , \"E7 family : Reliability, availability, and serviceability ,\" 2012 . I. X. Processor, \"E7 family: Reliability, availability, and serviceability,\" 2012."},{"key":"e_1_3_2_1_96_1","unstructured":"H. P. Enterprise \"How memory ras technologies can enhance the uptime of hpe proliant servers \" 2016.  H. P. Enterprise \"How memory ras technologies can enhance the uptime of hpe proliant servers \" 2016."},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2886884"},{"issue":"1","key":"e_1_3_2_1_98_1","first-page":"23","article-title":"A white paper on the benefits of chipkill-correct ecc for pc server main memory","volume":"11","author":"Dell T. J.","year":"1997","unstructured":"T. J. Dell , \" A white paper on the benefits of chipkill-correct ecc for pc server main memory ,\" IBM Microelectronics division , vol. 11 , no. 1 -- 23 , pp. 5--7, 1997 . T. J. Dell, \"A white paper on the benefits of chipkill-correct ecc for pc server main memory,\" IBM Microelectronics division, vol. 11, no. 1--23, pp. 5--7, 1997.","journal-title":"IBM Microelectronics division"},{"key":"e_1_3_2_1_99_1","first-page":"101","volume-title":"Bamboo ecc: Strong, safe, and flexible codes for reliable computer memory,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","author":"Kim J.","year":"2015","unstructured":"J. Kim , M. Sullivan , and M. Erez , \" Bamboo ecc: Strong, safe, and flexible codes for reliable computer memory,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA) , pp. 101 -- 112 , IEEE , 2015 . J. Kim, M. Sullivan, and M. Erez, \"Bamboo ecc: Strong, safe, and flexible codes for reliable computer memory,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp. 101--112, IEEE, 2015."},{"key":"e_1_3_2_1_100_1","first-page":"622","volume-title":"All-inclusive ecc: Thorough end-to-end protection for reliable computer memory,\" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)","author":"Kim J.","year":"2016","unstructured":"J. Kim , M. Sullivan , S. Lym , and M. Erez , \" All-inclusive ecc: Thorough end-to-end protection for reliable computer memory,\" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) , pp. 622 -- 633 , IEEE , 2016 . J. Kim, M. Sullivan, S. Lym, and M. Erez, \"All-inclusive ecc: Thorough end-to-end protection for reliable computer memory,\" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), pp. 622--633, IEEE, 2016."}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"],"location":"New York New York","acronym":"ISCA '22"},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527397","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:28Z","timestamp":1750188628000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527397"}},"subtitle":["hardware and software co-design for energy-efficient full system persistence"],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":99,"alternative-id":["10.1145\/3470496.3527397","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527397","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}