{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:16:38Z","timestamp":1767852998196,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":83,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527398","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"410-423","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Register file prefetching"],"prefix":"10.1145","author":[{"given":"Sudhanshu","family":"Shukla","sequence":"first","affiliation":[{"name":"Intel Labs"}]},{"given":"Sumeet","family":"Bandishte","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Jayesh","family":"Gaur","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Labs"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Delay and Bypass: Ready and Criticality Aware Instruction Scheduling in Out-of-Order Processors. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Alipour Mehdi","year":"2020","unstructured":"Mehdi Alipour , Stefanos Kaxiras , David Black-Schaffer , and Rakesh Kumar . 2020 . Delay and Bypass: Ready and Criticality Aware Instruction Scheduling in Out-of-Order Processors. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). Mehdi Alipour, Stefanos Kaxiras, David Black-Schaffer, and Rakesh Kumar. 2020. Delay and Bypass: Ready and Criticality Aware Instruction Scheduling in Out-of-Order Processors. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458883"},{"key":"e_1_3_2_1_3_1","unstructured":"Apache Software Foundation. 2010. Hadoop. https:\/\/hadoop.apache.org  Apache Software Foundation. 2010. Hadoop. https:\/\/hadoop.apache.org"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 28th Annual International Symposium on Microarchitecture.","author":"Todd","unstructured":"Todd M. Austin and Gurindar S. Sohi. 1995. Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency . In Proceedings of the 28th Annual International Symposium on Microarchitecture. Todd M. Austin and Gurindar S. Sohi. 1995. Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency. In Proceedings of the 28th Annual International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_6_1","volume-title":"Bingo Spatial Data Prefetcher. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Bakhshalipour Mohammad","year":"2019","unstructured":"Mohammad Bakhshalipour , Mehran Shakerinava , Pejman Lotfi-Kamran , and Hamid Sarbazi-Azad . 2019 . Bingo Spatial Data Prefetcher. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). Mohammad Bakhshalipour, Mehran Shakerinava, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2019. Bingo Spatial Data Prefetcher. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_7_1","volume-title":"Focused Value Prediction. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).","author":"Bandishte Sumeet","year":"2020","unstructured":"Sumeet Bandishte , Jayesh Gaur , Zeev Sperber , Lihu Rappoport , Adi Yoaz , and Sreenivas Subramoney . 2020 . Focused Value Prediction. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). Sumeet Bandishte, Jayesh Gaur, Zeev Sperber, Lihu Rappoport, Adi Yoaz, and Sreenivas Subramoney. 2020. Focused Value Prediction. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_8_1","unstructured":"BAPCo. 2018. SYSmark 2018. https:\/\/bapco.com\/products\/sysmark-2018\/  BAPCo. 2018. SYSmark 2018. https:\/\/bapco.com\/products\/sysmark-2018\/"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765939"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358325"},{"key":"e_1_3_2_1_11_1","volume-title":"Perceptron-Based Prefetch Filtering. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA).","author":"Bhatia Eshan","unstructured":"Eshan Bhatia , Gino Chacon , Seth Pugsley , Elvira Teran , Paul V. Gratz , and Daniel A. Jim\u00e9nez . 2019 . Perceptron-Based Prefetch Filtering. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). Eshan Bhatia, Gino Chacon, Seth Pugsley, Elvira Teran, Paul V. Gratz, and Daniel A. Jim\u00e9nez. 2019. Perceptron-Based Prefetch Filtering. In 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings. 34th ACM\/IEEE International Symposium on Microarchitecture. MICRO-34","author":"Brown Mary D.","unstructured":"Mary D. Brown , Jared Stark , and Yale N. Patt . 2001. Select-Free Instruction Scheduling Logic . In Proceedings. 34th ACM\/IEEE International Symposium on Microarchitecture. MICRO-34 . Mary D. Brown, Jared Stark, and Yale N. Patt. 2001. Select-Free Instruction Scheduling Logic. In Proceedings. 34th ACM\/IEEE International Symposium on Microarchitecture. MICRO-34."},{"key":"e_1_3_2_1_13_1","volume-title":"Introducing Hierarchy-awareness in Replacement and Bypass Algorithms for Last-level Caches. In 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).","author":"Chaudhuri Mainak","year":"2012","unstructured":"Mainak Chaudhuri , Jayesh Gaur , Nithiyanandan Bashyam , Sreenivas Subramoney , and Joseph Nuzman . 2012 . Introducing Hierarchy-awareness in Replacement and Bypass Algorithms for Last-level Caches. In 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT). Mainak Chaudhuri, Jayesh Gaur, Nithiyanandan Bashyam, Sreenivas Subramoney, and Joseph Nuzman. 2012. Introducing Hierarchy-awareness in Replacement and Bypass Algorithms for Last-level Caches. In 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT)."},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings. 25th Annual International Symposium on Computer Architecture.","author":"George","unstructured":"George Z. Chrysos and Joel S. Emer. 1998. Memory Dependence Prediction Using Store Sets . In Proceedings. 25th Annual International Symposium on Computer Architecture. George Z. Chrysos and Joel S. Emer. 1998. Memory Dependence Prediction Using Store Sets. In Proceedings. 25th Annual International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings 28th Annual International Symposium on Computer Architecture.","author":"Collins Jamison D.","unstructured":"Jamison D. Collins , Hong Wang , D.M. Tullsen , Christopher Hughes , Yong-Fong Lee , Dan Lavery , and John P. Shen . 2001. Speculative Precomputation: Long-range Prefetching of Delinquent Loads . In Proceedings 28th Annual International Symposium on Computer Architecture. Jamison D. Collins, Hong Wang, D.M. Tullsen, Christopher Hughes, Yong-Fong Lee, Dan Lavery, and John P. Shen. 2001. Speculative Precomputation: Long-range Prefetching of Delinquent Loads. In Proceedings 28th Annual International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_16_1","volume-title":"SPEC CPU 2006","author":"Standard Performance Evaluation Corporation","year":"2006","unstructured":"Standard Performance Evaluation Corporation . 2006 . SPEC CPU 2006 . https:\/\/www.spec.org\/cpu2006\/ Standard Performance Evaluation Corporation. 2006. SPEC CPU 2006. https:\/\/www.spec.org\/cpu2006\/"},{"key":"e_1_3_2_1_17_1","unstructured":"Standard Performance Evaluation Corporation. 2010. SPECjEnterprise\u00a9 2010. https:\/\/www.spec.org\/jEnterprise2010\/  Standard Performance Evaluation Corporation. 2010. SPECjEnterprise\u00a9 2010. https:\/\/www.spec.org\/jEnterprise2010\/"},{"key":"e_1_3_2_1_18_1","unstructured":"Standard Performance Evaluation Corporation. 2015. SPECjbb\u00a9 2015. https:\/\/www.spec.org\/jbb2015\/  Standard Performance Evaluation Corporation. 2015. SPECjbb\u00a9 2015. https:\/\/www.spec.org\/jbb2015\/"},{"key":"e_1_3_2_1_19_1","volume-title":"SPEC CPU 2017","author":"Standard Performance Evaluation Corporation","year":"2017","unstructured":"Standard Performance Evaluation Corporation . 2017 . SPEC CPU 2017 . https:\/\/www.spec.org\/cpu2017\/ Standard Performance Evaluation Corporation. 2017. SPEC CPU 2017. https:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_2_1_20_1","unstructured":"Transaction Processing Performance Council. 2010. TPC-C. http:\/\/www.tpc.org\/tpcc\/  Transaction Processing Performance Council. 2010. TPC-C. http:\/\/www.tpc.org\/tpcc\/"},{"key":"e_1_3_2_1_21_1","unstructured":"Transaction Processing Performance Council. 2015. TPC-E. http:\/\/www.tpc.org\/tpce\/  Transaction Processing Performance Council. 2015. TPC-E. http:\/\/www.tpc.org\/tpce\/"},{"key":"e_1_3_2_1_22_1","volume-title":"Intel's 11th Gen Core Tiger Lake SoC Detailed: SuperFin, Willow Cove and Xe-LP. https:\/\/www.anandtech.com\/show\/15971\/intels-11th-gen-core-tiger-lake-soc-detailed-superfin-willow-cove-and-xelp","author":"Cutress Ian","unstructured":"Ian Cutress . 2020. Intel's 11th Gen Core Tiger Lake SoC Detailed: SuperFin, Willow Cove and Xe-LP. https:\/\/www.anandtech.com\/show\/15971\/intels-11th-gen-core-tiger-lake-soc-detailed-superfin-willow-cove-and-xelp Ian Cutress. 2020. Intel's 11th Gen Core Tiger Lake SoC Detailed: SuperFin, Willow Cove and Xe-LP. https:\/\/www.anandtech.com\/show\/15971\/intels-11th-gen-core-tiger-lake-soc-detailed-superfin-willow-cove-and-xelp"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386554"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"R. J. Eickemeyer and S. Vassiliadis. 1993. A load-instruction unit for pipelined processors. IBM Journal of Research and Development (1993).  R. J. Eickemeyer and S. Vassiliadis. 1993. A load-instruction unit for pipelined processors. IBM Journal of Research and Development (1993).","DOI":"10.1147\/rd.374.0547"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"e_1_3_2_1_27_1","volume-title":"Janssens","author":"Fu John W.C.","year":"1992","unstructured":"John W.C. Fu , Janak H. Patel , and Bob L . Janssens . 1992 . Stride Directed Prefetching In Scalar Processors. In [1992] Proceedings the 25th Annual International Symposium on Microarchitecture MICRO 25. John W.C. Fu, Janak H. Patel, and Bob L. Janssens. 1992. Stride Directed Prefetching In Scalar Processors. In [1992] Proceedings the 25th Annual International Symposium on Microarchitecture MICRO 25."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2463712"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263631"},{"key":"e_1_3_2_1_30_1","volume-title":"Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Hashemi Milad","unstructured":"Milad Hashemi , Onur Mutlu , and Yale N. Patt . 2016 . Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Milad Hashemi, Onur Mutlu, and Yale N. Patt. 2016. Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture.","author":"Heil Timothy H.","unstructured":"Timothy H. Heil , Zak Smith , and J.E. Smith . 1999. Improving Branch Predictors by Correlating on Data Values. In MICRO-32 . Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture. Timothy H. Heil, Zak Smith, and J.E. Smith. 1999. Improving Branch Predictors by Correlating on Data Values. In MICRO-32. Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_32_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy John L","year":"2011","unstructured":"John L Hennessy and David A Patterson . 2011 . Computer Architecture: A Quantitative Approach . Elsevier . John L Hennessy and David A Patterson. 2011. Computer Architecture: A Quantitative Approach. Elsevier."},{"key":"e_1_3_2_1_33_1","volume-title":"Memory Prefetching Using Adaptive Stream Detection. In 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06)","author":"Hur Ibrahim","year":"2006","unstructured":"Ibrahim Hur and Calvin Lin . 2006 . Memory Prefetching Using Adaptive Stream Detection. In 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06) . Ibrahim Hur and Calvin Lin. 2006. Memory Prefetching Using Adaptive Stream Detection. In 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06)."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542349"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.17"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639375"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3117005"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480079"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.64"},{"key":"e_1_3_2_1_43_1","unstructured":"Primate Labs. 2021. Geekbench 5 CPU Benchmark. https:\/\/www.geekbench.com\/  Primate Labs. 2021. Geekbench 5 CPU Benchmark. https:\/\/www.geekbench.com\/"},{"key":"e_1_3_2_1_44_1","unstructured":"Sandia National Labs. [n.d.]. LAMMPS. https:\/\/www.lammps.org  Sandia National Labs. [n.d.]. LAMMPS. https:\/\/www.lammps.org"},{"key":"e_1_3_2_1_45_1","volume-title":"Proceedings of the 28th Annual International Symposium on Computer Architecture.","author":"Lai An-Chow","unstructured":"An-Chow Lai , C. Fide , and B. Falsafi . 2001. Dead-Block Prediction & Dead-Block Correlating Prefetchers . In Proceedings of the 28th Annual International Symposium on Computer Architecture. An-Chow Lai, C. Fide, and B. Falsafi. 2001. Dead-Block Prediction & Dead-Block Correlating Prefetchers. In Proceedings of the 28th Annual International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507745"},{"key":"e_1_3_2_1_48_1","volume-title":"Dynamic Helper Threaded Prefetching on the Sun UltraSPARC\u00ae CMP Processor. In 38th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'05)","author":"Lu Jiwei","unstructured":"Jiwei Lu , Abhinav Das , Wei-Chung Hsu , Khoa Nguyen , and Santosh G. Abraham . 2005 . Dynamic Helper Threaded Prefetching on the Sun UltraSPARC\u00ae CMP Processor. In 38th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'05) . Jiwei Lu, Abhinav Das, Wei-Chung Hsu, Khoa Nguyen, and Santosh G. Abraham. 2005. Dynamic Helper Threaded Prefetching on the Sun UltraSPARC\u00ae CMP Processor. In 38th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'05)."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944875"},{"key":"e_1_3_2_1_50_1","volume-title":"Best-Offset Hardware Prefetching. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Michaud Pierre","year":"2016","unstructured":"Pierre Michaud . 2016 . Best-Offset Hardware Prefetching. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). Pierre Michaud. 2016. Best-Offset Hardware Prefetching. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320108"},{"key":"e_1_3_2_1_52_1","volume-title":"10th International Symposium on High Performance Computer Architecture (HPCA'04)","author":"Kyle","unstructured":"Kyle J. Nesbit and James E. Smith. 2004. Data Cache Prefetching Using a Global History Buffer . In 10th International Symposium on High Performance Computer Architecture (HPCA'04) . Kyle J. Nesbit and James E. Smith. 2004. Data Cache Prefetching Using a Global History Buffer. In 10th International Symposium on High Performance Computer Architecture (HPCA'04)."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00019"},{"key":"e_1_3_2_1_54_1","volume-title":"Proceedings of 21 International Symposium on Computer Architecture.","author":"Palacharla Subbarao","unstructured":"Subbarao Palacharla and R.E. Kessler . 1994. Evaluating Stream Buffers as a Secondary Cache Replacement . In Proceedings of 21 International Symposium on Computer Architecture. Subbarao Palacharla and R.E. Kessler. 1994. Evaluating Stream Buffers as a Secondary Cache Replacement. In Proceedings of 21 International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_55_1","volume-title":"Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture.","author":"Park Il","unstructured":"Il Park , Chong Liang Ooi , and T. N. Vijaykumar . 2003. Reducing Design Complexity of the Load\/Store Queue . In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture. Il Park, Chong Liang Ooi, and T. N. Vijaykumar. 2003. Reducing Design Complexity of the Load\/Store Queue. In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480050"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853205"},{"key":"e_1_3_2_1_58_1","volume-title":"Practical Data Value Speculation for Future High-end Processors. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA).","author":"Perais Arthur","year":"2014","unstructured":"Arthur Perais and Andr\u00e9 Seznec . 2014 . Practical Data Value Speculation for Future High-end Processors. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). Arthur Perais and Andr\u00e9 Seznec. 2014. Practical Data Value Speculation for Future High-end Processors. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056018"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.48"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1183943"},{"key":"e_1_3_2_1_63_1","volume-title":"Proceedings of 30th Annual International Symposium on Microarchitecture.","author":"Sazeides Yiannakis","unstructured":"Yiannakis Sazeides and James E. Smith . 1997. The Predictability of Data Values . In Proceedings of 30th Annual International Symposium on Microarchitecture. Yiannakis Sazeides and James E. Smith. 1997. The Predictability of Data Values. In Proceedings of 30th Annual International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830815"},{"key":"e_1_3_2_1_65_1","volume-title":"1st Championship Value Prediction.","author":"Seznec Andr\u00e9","unstructured":"Andr\u00e9 Seznec . 2018. Exploring value prediction with the EVES predictor . In 1st Championship Value Prediction. Andr\u00e9 Seznec. 2018. Exploring value prediction with the EVES predictor. In 1st Championship Value Prediction."},{"key":"e_1_3_2_1_66_1","volume-title":"A case for (partially) TAgged GEometric history length branch prediction. Journal of Instruction-level Parallelism - JILP 8 (01","author":"Seznec Andr\u00e9","year":"2006","unstructured":"Andr\u00e9 Seznec and Pierre Michaud . 2006. A case for (partially) TAgged GEometric history length branch prediction. Journal of Instruction-level Parallelism - JILP 8 (01 2006 ). Andr\u00e9 Seznec and Pierre Michaud. 2006. A case for (partially) TAgged GEometric history length branch prediction. Journal of Instruction-level Parallelism - JILP 8 (01 2006)."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123951"},{"key":"e_1_3_2_1_68_1","volume-title":"Efficient Load Value Prediction Using Multiple Predictors and Filters. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Sheikh Rami","year":"2019","unstructured":"Rami Sheikh and Derek Hower . 2019 . Efficient Load Value Prediction Using Multiple Predictors and Filters. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). Rami Sheikh and Derek Hower. 2019. Efficient Load Value Prediction Using Multiple Predictors and Filters. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_70_1","volume-title":"Efficiently Prefetching Complex Address Patterns. In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Shevgoor Manjunath","year":"2015","unstructured":"Manjunath Shevgoor , Sahil Koladiya , Rajeev Balasubramonian , Chris Wilkerson , Seth H Pugsley , and Zeshan Chishti . 2015 . Efficiently Prefetching Complex Address Patterns. In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Manjunath Shevgoor, Sahil Koladiya, Rajeev Balasubramonian, Chris Wilkerson, Seth H Pugsley, and Zeshan Chishti. 2015. Efficiently Prefetching Complex Address Patterns. In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358319"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"e_1_3_2_1_74_1","volume-title":"Spatial Memory Streaming. In 33rd International Symposium on Computer Architecture (ISCA'06)","author":"Somogyi Stephen","year":"2006","unstructured":"Stephen Somogyi , Thomas F. Wenisch , Anastassia Ailamaki , Babak Falsafi , and Andreas Moshovos . 2006 . Spatial Memory Streaming. In 33rd International Symposium on Computer Architecture (ISCA'06) . Stephen Somogyi, Thomas F. Wenisch, Anastassia Ailamaki, Babak Falsafi, and Andreas Moshovos. 2006. Spatial Memory Streaming. In 33rd International Symposium on Computer Architecture (ISCA'06)."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480046"},{"key":"e_1_3_2_1_76_1","volume-title":"Proceedings 33rd Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO-33","author":"Stark Jared","year":"2000","unstructured":"Jared Stark , Mary D. Brown , and Yale N. Patt . 2000. On Pipelining Dynamic Instruction Scheduling Logic . In Proceedings 33rd Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO-33 2000 . Jared Stark, Mary D. Brown, and Yale N. Patt. 2000. On Pipelining Dynamic Instruction Scheduling Logic. In Proceedings 33rd Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO-33 2000."},{"key":"e_1_3_2_1_77_1","volume-title":"Memory Renaming: Fast, Early and Accurate Processing of Memory Communication. International Journal of Parallel Programming","author":"Tyson Gary S.","year":"1999","unstructured":"Gary S. Tyson and Todd M . Austin . 1999 . Memory Renaming: Fast, Early and Accurate Processing of Memory Communication. International Journal of Parallel Programming (1999). Gary S. Tyson and Todd M. Austin. 1999. Memory Renaming: Fast, Early and Accurate Processing of Memory Communication. International Journal of Parallel Programming (1999)."},{"key":"e_1_3_2_1_78_1","volume-title":"Retrieved","year":"2021","unstructured":"WikiChip. [n.d.]. AMD Zen Microarchitecture . Retrieved March 31, 2021 from https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen WikiChip. [n.d.]. AMD Zen Microarchitecture. Retrieved March 31, 2021 from https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen"},{"key":"e_1_3_2_1_79_1","volume-title":"SunnyCove - Microarchitectures - Intel. Retrieved","year":"2021","unstructured":"WikiChip. [n.d.]. SunnyCove - Microarchitectures - Intel. Retrieved March 31, 2021 from https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/sunny_cove WikiChip. [n.d.]. SunnyCove - Microarchitectures - Intel. Retrieved March 31, 2021 from https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/sunny_cove"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300983"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934664"},{"key":"e_1_3_2_1_82_1","volume-title":"Accelerating and Adapting Precomputation Threads for Effcient Prefetching. In 2007 IEEE 13th International Symposium on High Performance Computer Architecture.","author":"Zhang Weifeng","year":"2007","unstructured":"Weifeng Zhang , Dean M. Tullsen , and Brad Calder . 2007 . Accelerating and Adapting Precomputation Threads for Effcient Prefetching. In 2007 IEEE 13th International Symposium on High Performance Computer Architecture. Weifeng Zhang, Dean M. Tullsen, and Brad Calder. 2007. Accelerating and Adapting Precomputation Threads for Effcient Prefetching. In 2007 IEEE 13th International Symposium on High Performance Computer Architecture."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00020"}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527398","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:28Z","timestamp":1750188628000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527398"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":83,"alternative-id":["10.1145\/3470496.3527398","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527398","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}