{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:40:04Z","timestamp":1773193204531,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":77,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Research Foundation of Korea","award":["2021R1A2C4001773"],"award-info":[{"award-number":["2021R1A2C4001773"]}]},{"name":"National Science Foundation","award":["CNS-1705047"],"award-info":[{"award-number":["CNS-1705047"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527399","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"306-319","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["ASAP"],"prefix":"10.1145","author":[{"given":"Ahmed","family":"Abulila","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Izzat El","family":"Hajj","sequence":"additional","affiliation":[{"name":"American University of Beirut"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myoungsoo","family":"Jung","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"452","volume-title":"Nagarajan andM. Cintra and S. Viglas, \"DHTM: Durable Hardware Transactional Memory,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","author":"Joshi A.","year":"2018","unstructured":"A. Joshi and V. Nagarajan andM. Cintra and S. Viglas, \"DHTM: Durable Hardware Transactional Memory,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA) , 2018 , pp. 452 -- 465 . A. Joshi and V. Nagarajan andM. Cintra and S. Viglas, \"DHTM: Durable Hardware Transactional Memory,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), 2018, pp. 452--465."},{"key":"e_1_3_2_1_2_1","volume-title":"dissertation","author":"Abulila A.","year":"2020","unstructured":"A. Abulila , \" Efficient design and optimized crash-consistency support for hybrid memory systems,\" Ph. D. dissertation , University of Illinois at Urbana-Champaign , Champaign, IL , 2020 , http:\/\/hdl.handle.net\/2142\/108559. A. Abulila, \"Efficient design and optimized crash-consistency support for hybrid memory systems,\" Ph.D. dissertation, University of Illinois at Urbana-Champaign, Champaign, IL, 2020, http:\/\/hdl.handle.net\/2142\/108559."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304061"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3459898.3463906"},{"key":"e_1_3_2_1_5_1","first-page":"111","volume-title":"Bbb: Simplifying persistent programming using battery-backed buffers,\" in 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"Alshboul M.","year":"2021","unstructured":"M. Alshboul , P. Ramrakhyani , W. Wang , J. Tuck , and Y. Solihin , \" Bbb: Simplifying persistent programming using battery-backed buffers,\" in 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA) , 2021 , pp. 111 -- 124 . M. Alshboul, P. Ramrakhyani, W. Wang, J. Tuck, and Y. Solihin, \"Bbb: Simplifying persistent programming using battery-backed buffers,\" in 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2021, pp. 111--124."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.14778\/3025111.3025122"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48653-5_41"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322250"},{"key":"e_1_3_2_1_9_1","unstructured":"\"Next Generation SAP HANA Large Instances with Intel\u00ae Optane\u2122 drive lower TCO \" https:\/\/azure.microsoft.com\/en-us\/blog\/next-generation-sap-hana-large-instances-with-intel-optane-drive-lower-tco\/.  \"Next Generation SAP HANA Large Instances with Intel\u00ae Optane \u2122 drive lower TCO \" https:\/\/azure.microsoft.com\/en-us\/blog\/next-generation-sap-hana-large-instances-with-intel-optane-drive-lower-tco\/."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2527792.2527799"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_12_1","first-page":"584","volume-title":"HOOP: Efficient hardware-assisted out-of-place update for non-volatile memory,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Cai M.","year":"2020","unstructured":"M. Cai , C. Coats , and J. Huang , \" HOOP: Efficient hardware-assisted out-of-place update for non-volatile memory,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) , 2020 , pp. 584 -- 596 . M. Cai, C. Coats, and J. Huang, \"HOOP: Efficient hardware-assisted out-of-place update for non-volatile memory,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020, pp. 584--596."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_1_15_1","first-page":"177","volume-title":"June 2011","author":"Chhabra S.","unstructured":"S. Chhabra and Y. Solihin , \" i-NVMM: A secure non-volatile main memory system with incremental encryption,\" in 2011 38th Annual International Symposium on Computer Architecture (ISCA) , June 2011 , pp. 177 -- 188 . S. Chhabra and Y. Solihin, \"i-NVMM: A secure non-volatile main memory system with incremental encryption,\" in 2011 38th Annual International Symposium on Computer Architecture (ISCA), June 2011, pp. 177--188."},{"key":"e_1_3_2_1_16_1","first-page":"105","volume-title":"Non-volatile Memories,\" in Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS XVI","author":"Coburn J.","year":"2011","unstructured":"J. Coburn , A. M. Caulfield , A. Akel , L. M. Grupp , R. K. Gupta , R. Jhala , and S. Swanson , \" NV-Heaps: Making Persistent Objects Fast and Safe with Next-generation , Non-volatile Memories,\" in Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS XVI , Newport Beach , CA , 2011 , pp. 105 -- 118 . J. Coburn, A. M. Caulfield, A. Akel, L. M. Grupp, R. K. Gupta, R. Jhala, and S. Swanson, \"NV-Heaps: Making Persistent Objects Fast and Safe with Next-generation, Non-volatile Memories,\" in Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS XVI, Newport Beach, CA, 2011, pp. 105--118."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_19_1","volume-title":"Jan.","author":"From FLOPS","year":"2020","unstructured":"\" From FLOPS to IOPS : The New Bottlenecks of Scientific Computing,\" https:\/\/www.sigarch.org\/from-flops-to-iops-the-new-bottlenecks-of-scientific-computing\/ , Jan. 2020 . \"From FLOPS to IOPS: The New Bottlenecks of Scientific Computing,\" https:\/\/www.sigarch.org\/from-flops-to-iops-the-new-bottlenecks-of-scientific-computing\/, Jan. 2020."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482806"},{"key":"e_1_3_2_1_21_1","first-page":"652","volume-title":"Relaxed persist ordering using strand persistency\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Gogte V.","year":"2020","unstructured":"V. Gogte , W. Wang , S. Diestelhorst , P. M. Chen , S. Narayanasamy , and T. F. Wenisch , \" Relaxed persist ordering using strand persistency\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) , 2020 , pp. 652 -- 665 . V. Gogte, W. Wang, S. Diestelhorst, P. M. Chen, S. Narayanasamy, and T. F. Wenisch, \"Relaxed persist ordering using strand persistency\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020, pp. 652--665."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192367"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358321"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064204"},{"key":"e_1_3_2_1_25_1","first-page":"703","volume-title":"Log-Structured Non-Volatile Main Memory,\" in 2017 USENIX Annual Technical Conference (USENIX ATC 17)","author":"Hu Q.","year":"2017","unstructured":"Q. Hu , J. Ren , A. Badam , J. Shu , and T. Moscibroda , \" Log-Structured Non-Volatile Main Memory,\" in 2017 USENIX Annual Technical Conference (USENIX ATC 17) . Santa Clara, CA : USENIX Association , 2017 , pp. 703 -- 717 . [Online]. Available: https:\/\/www.usenix.org\/conference\/atc17\/technical-sessions\/presentation\/hu Q. Hu, J. Ren, A. Badam, J. Shu, and T. Moscibroda, \"Log-Structured Non-Volatile Main Memory,\" in 2017 USENIX Annual Technical Conference (USENIX ATC 17). Santa Clara, CA: USENIX Association, 2017, pp. 703--717. [Online]. Available: https:\/\/www.usenix.org\/conference\/atc17\/technical-sessions\/presentation\/hu"},{"key":"e_1_3_2_1_26_1","volume-title":"NVRAM-aware logging in transaction systems,\" in Proceedings of the 41th International Conference on Very Large Data Bases (VLDB'15)","author":"Huang J.","year":"2015","unstructured":"J. Huang , K. Schwan , and M. K. Qureshi , \" NVRAM-aware logging in transaction systems,\" in Proceedings of the 41th International Conference on Very Large Data Bases (VLDB'15) , 2015 . J. Huang, K. Schwan, and M. K. Qureshi, \"NVRAM-aware logging in transaction systems,\" in Proceedings of the 41th International Conference on Very Large Data Bases (VLDB'15), 2015."},{"key":"e_1_3_2_1_27_1","unstructured":"Intel \"Persistent Memory Development Kit \" http:\/\/pmem.io\/pmdk\/ 2017.  Intel \"Persistent Memory Development Kit \" http:\/\/pmem.io\/pmdk\/ 2017."},{"key":"e_1_3_2_1_28_1","volume-title":"Sep.","author":"Intel Corporation","year":"2016","unstructured":"Intel Corporation , Intel\u00ae Architecture Instruction Set Extensions Programming Reference , Sep. 2016 , 319433-025. Intel Corporation, Intel\u00ae Architecture Instruction Set Extensions Programming Reference, Sep. 2016, 319433-025."},{"key":"e_1_3_2_1_29_1","unstructured":"\"Micron and Intel Announce Update to 3D XPoint Joint Development Program \" https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/eadr-new-opportunities-for-persistent-memory-applications.html Jan. 2021.  \"Micron and Intel Announce Update to 3D XPoint Joint Development Program \" https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/eadr-new-opportunities-for-persistent-memory-applications.html Jan. 2021."},{"key":"e_1_3_2_1_30_1","unstructured":"\"Micron and Intel Announce Update to 3D XPoint Joint Development Program \" https:\/\/newsroom.intel.com\/news-releases\/micron-intel-announce-update-3d-xpoint-joint-development-program\/ Jul. 2018.  \"Micron and Intel Announce Update to 3D XPoint Joint Development Program \" https:\/\/newsroom.intel.com\/news-releases\/micron-intel-announce-update-3d-xpoint-joint-development-program\/ Jul. 2018."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872410"},{"key":"e_1_3_2_1_32_1","first-page":"525","volume-title":"Unbounded hardware transactional memory for a hybrid dram\/nvm memory system,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Jeong J.","year":"2020","unstructured":"J. Jeong , J. Hong , S. Maeng , C. Jung , and Y. Kwon , \" Unbounded hardware transactional memory for a hybrid dram\/nvm memory system,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , 2020 , pp. 525 -- 538 . J. Jeong, J. Hong, S. Maeng, C. Jung, and Y. Kwon, \"Unbounded hardware transactional memory for a hybrid dram\/nvm memory system,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2020, pp. 525--538."},{"key":"e_1_3_2_1_33_1","first-page":"520","volume-title":"Oct 2018","author":"Jeong J.","unstructured":"J. Jeong , C. H. Park , J. Huh , and S. R. Maeng , \" Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory,\" in 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , Oct 2018 , pp. 520 -- 532 . J. Jeong, C. H. Park, J. Huh, and S. R. Maeng, \"Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory,\" in 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Oct 2018, pp. 520--532."},{"key":"e_1_3_2_1_34_1","unstructured":"E. Jones \"In-memory TPC-C Implementation \" https:\/\/github.com\/evanj\/tpccbench Apr. 2011.  E. Jones \"In-memory TPC-C Implementation \" https:\/\/github.com\/evanj\/tpccbench Apr. 2011."},{"key":"e_1_3_2_1_35_1","first-page":"660","volume-title":"Efficient Persist Barriers for Multicores,\" in Proceedings of the 48th International Symposium on Microarchitecture, ser. MICRO-48","author":"Joshi A.","year":"2015","unstructured":"A. Joshi , V. Nagarajan , M. Cintra , and S. Viglas , \" Efficient Persist Barriers for Multicores,\" in Proceedings of the 48th International Symposium on Microarchitecture, ser. MICRO-48 . New York, NY, USA : ACM , 2015 , pp. 660 -- 671 . A. Joshi, V. Nagarajan, M. Cintra, and S. Viglas, \"Efficient Persist Barriers for Multicores,\" in Proceedings of the 48th International Symposium on Microarchitecture, ser. MICRO-48. New York, NY, USA: ACM, 2015, pp. 660--671."},{"key":"e_1_3_2_1_36_1","first-page":"361","volume-title":"Feb 2017","author":"Joshi A.","unstructured":"A. Joshi , V. Nagarajan , S. Viglas , and M. Cintra , \" ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) , Feb 2017 , pp. 361 -- 372 . A. Joshi, V. Nagarajan, S. Viglas, and M. Cintra, \"ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb 2017, pp. 361--372."},{"key":"e_1_3_2_1_37_1","volume-title":"Ontario","author":"Kadekodi R.","year":"2019","unstructured":"R. Kadekodi , S. K. Lee , S. Kashyap , T. Kim , and V. Chidambaram , \" SplitFS: A File System that Minimizes Software Overhead in File Systems for Persistent Memory,\" in Proceedings of the 27th ACM Symposium on Operating Systems Principles (SOSP '19) , Ontario , Canada , October 2019 . R. Kadekodi, S. K. Lee, S. Kashyap, T. Kim, and V. Chidambaram, \"SplitFS: A File System that Minimizes Software Overhead in File Systems for Persistent Memory,\" in Proceedings of the 27th ACM Symposium on Operating Systems Principles (SOSP '19), Ontario, Canada, October 2019."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080236"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080229"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"e_1_3_2_1_41_1","first-page":"1","volume-title":"Delegated Persist Ordering,\" in The 49th Annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO-49","author":"Kolli A.","year":"2016","unstructured":"A. Kolli , J. Rosen , S. Diestelhorst , A. Saidi , S. Pelley , S. Liu , P. M. Chen , and T. F. Wenisch , \" Delegated Persist Ordering,\" in The 49th Annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO-49 . Piscataway, NJ, USA : IEEE Press , 2016 , pp. 58: 1 -- 58 :13. [Online]. Available: http:\/\/dl.acm.org\/citation.cfm?id=3195638.3195709 A. Kolli, J. Rosen, S. Diestelhorst, A. Saidi, S. Pelley, S. Liu, P. M. Chen, and T. F. Wenisch, \"Delegated Persist Ordering,\" in The 49th Annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO-49. Piscataway, NJ, USA: IEEE Press, 2016, pp. 58:1--58:13. [Online]. Available: http:\/\/dl.acm.org\/citation.cfm?id=3195638.3195709"},{"key":"e_1_3_2_1_42_1","first-page":"256","volume-title":"Evaluating STT-RAM as an energy-efficient main memory alternative\" in 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"K\u00fclt\u00fcrsay E.","year":"2013","unstructured":"E. K\u00fclt\u00fcrsay , M. Kandemir , A. Sivasubramaniam , and O. Mutlu , \" Evaluating STT-RAM as an energy-efficient main memory alternative\" in 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) , 2013 , pp. 256 -- 267 . E. K\u00fclt\u00fcrsay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu, \"Evaluating STT-RAM as an energy-efficient main memory alternative\" in 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2013, pp. 256--267."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062272"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_1_46_1","first-page":"310","volume-title":"Feb 2018","author":"Liu S.","unstructured":"S. Liu , A. Kolli , J. Ren , and S. Khan , \" Crash Consistency in Encrypted Nonvolatile Main Memory Systems,\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) , Feb 2018 , pp. 310 -- 323 . S. Liu, A. Kolli, J. Ren, and S. Khan, \"Crash Consistency in Encrypted Nonvolatile Main Memory Systems,\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb 2018, pp. 310--323."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322206"},{"key":"e_1_3_2_1_48_1","first-page":"773","volume-title":"Octopus: an RDMA-enabled Distributed Persistent Memory File System,\" in 2017 USENIX Annual Technical Conference (USENIX ATC 17)","author":"Lu Y.","year":"2017","unstructured":"Y. Lu , J. Shu , Y. Chen , and T. Li , \" Octopus: an RDMA-enabled Distributed Persistent Memory File System,\" in 2017 USENIX Annual Technical Conference (USENIX ATC 17) . Santa Clara, CA : USENIX Association , 2017 , pp. 773 -- 785 . [Online]. Available: https:\/\/www.usenix.org\/conference\/atc17\/technical-sessions\/presentation\/lu Y. Lu, J. Shu, Y. Chen, and T. Li, \"Octopus: an RDMA-enabled Distributed Persistent Memory File System,\" in 2017 USENIX Annual Technical Conference (USENIX ATC 17). Santa Clara, CA: USENIX Association, 2017, pp. 773--785. [Online]. Available: https:\/\/www.usenix.org\/conference\/atc17\/technical-sessions\/presentation\/lu"},{"key":"e_1_3_2_1_49_1","first-page":"216","volume-title":"Oct 2014","author":"Lu Y.","unstructured":"Y. Lu , J. Shu , L. Sun , and O. Mutlu , \" Loose-Ordering Consistency for persistent memory\" in 2014 IEEE 32nd International Conference on Computer Design (ICCD) , Oct 2014 , pp. 216 -- 223 . Y. Lu, J. Shu, L. Sun, and O. Mutlu, \"Loose-Ordering Consistency for persistent memory\" in 2014 IEEE 32nd International Conference on Computer Design (ICCD), Oct 2014, pp. 216--223."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064215"},{"key":"e_1_3_2_1_51_1","volume-title":"Persistent Memory Performance\" https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/product-flyer\/nvdimm_flyer.pdf","author":"Ms Micron","year":"2016","unstructured":"\" Micron NVDIM Ms : Persistent Memory Performance\" https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/product-flyer\/nvdimm_flyer.pdf , 2016 . \"Micron NVDIMMs: Persistent Memory Performance\" https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/product-flyer\/nvdimm_flyer.pdf, 2016."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/128765.128770"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"e_1_3_2_1_54_1","first-page":"336","volume-title":"Feb 2018","author":"Ogleari M. A.","unstructured":"M. A. Ogleari , E. L. Miller , and J. Zhao , \" Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) , Feb 2018 , pp. 336 -- 349 . M. A. Ogleari, E. L. Miller, and J. Zhao, \"Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb 2018, pp. 336--349."},{"key":"e_1_3_2_1_55_1","unstructured":"\"Intel Optane Persistent Memory Product Brief \" https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/memory-storage\/optane-persistent-memory\/optane-dc-persistent-memory-brief.html 2019.  \"Intel Optane Persistent Memory Product Brief \" https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/memory-storage\/optane-persistent-memory\/optane-dc-persistent-memory-brief.html 2019."},{"key":"e_1_3_2_1_56_1","first-page":"265","volume-title":"ISCA '14","author":"Pelley S.","year":"2014","unstructured":"S. Pelley , P. M. Chen , and T. F. Wenisch , \" Memory Persistency\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser . ISCA '14 , Minneapolis, MN , 2014 , pp. 265 -- 276 . S. Pelley, P. M. Chen, and T. F. Wenisch, \"Memory Persistency\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14, Minneapolis, MN, 2014, pp. 265--276."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3124680.3124729"},{"key":"e_1_3_2_1_58_1","unstructured":"A. Rudoff \"Persistent memory programming \" https:\/\/www.usenix.org\/system\/files\/login\/articles\/login_summer17_07_rudoff.pdf pp. 34--40 Sep. 2017.  A. Rudoff \"Persistent memory programming \" https:\/\/www.usenix.org\/system\/files\/login\/articles\/login_summer17_07_rudoff.pdf pp. 34--40 Sep. 2017."},{"key":"e_1_3_2_1_59_1","unstructured":"A. M. Rudoff \"Deprecating the PCOMMIT Instruction \" https:\/\/software.mtel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction Sep. 2016.  A. M. Rudoff \"Deprecating the PCOMMIT Instruction \" https:\/\/software.mtel.com\/en-us\/blogs\/2016\/09\/12\/deprecate-pcommit-instruction Sep. 2016."},{"key":"e_1_3_2_1_60_1","first-page":"539","volume-title":"Armin Vakil Ghahani, and A. Kolli, \"(almost) fence-less persist ordering,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Shahri S. M.","year":"2020","unstructured":"S. M. Shahri , S. Armin Vakil Ghahani, and A. Kolli, \"(almost) fence-less persist ordering,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , 2020 , pp. 539 -- 554 . S. M. Shahri, S. Armin Vakil Ghahani, and A. Kolli, \"(almost) fence-less persist ordering,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2020, pp. 539--554."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"key":"e_1_3_2_1_62_1","first-page":"1150","volume-title":"VLDB '07","author":"Stonebraker M.","year":"2007","unstructured":"M. Stonebraker , S. Madden , D. J. Abadi , S. Harizopoulos , N. Hachem , and P. Helland , \" The End of an Architectural Era: (It's Time for a Complete Rewrite)\" in Proceedings of the 33rd International Conference on Very Large Data Bases, ser . VLDB '07 . VLDB Endowment , 2007 , pp. 1150 -- 1160 . [Online]. Available: http:\/\/dl.acm.org\/citation.cfm?id=1325851.1325981 M. Stonebraker, S. Madden, D. J. Abadi, S. Harizopoulos, N. Hachem, and P. Helland, \"The End of an Architectural Era: (It's Time for a Complete Rewrite)\" in Proceedings of the 33rd International Conference on Very Large Data Bases, ser. VLDB '07. VLDB Endowment, 2007, pp. 1150--1160. [Online]. Available: http:\/\/dl.acm.org\/citation.cfm?id=1325851.1325981"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592810"},{"key":"e_1_3_2_1_64_1","first-page":"91","volume-title":"ASPLOS XVI","author":"Volos H.","year":"2011","unstructured":"H. Volos , A. J. Tack , and M. M. Swift , \" Mnemosyne: Lightweight Persistent Memory,\" in Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ser . ASPLOS XVI , Newport Beach, CA , 2011 , pp. 91 -- 104 . H. Volos, A. J. Tack, and M. M. Swift, \"Mnemosyne: Lightweight Persistent Memory,\" in Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS XVI, Newport Beach, CA, 2011, pp. 91--104."},{"key":"e_1_3_2_1_65_1","first-page":"610","volume-title":"Morlog: Morphable hardware logging for atomic persistence in non-volatile main memory,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Wei X.","year":"2020","unstructured":"X. Wei , D. Feng , W. Tong , J. Liu , and L. Ye , \" Morlog: Morphable hardware logging for atomic persistence in non-volatile main memory,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) , 2020 , pp. 610 -- 623 . X. Wei, D. Feng, W. Tong, J. Liu, and L. Ye, \"Morlog: Morphable hardware logging for atomic persistence in non-volatile main memory,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020, pp. 610--623."},{"key":"e_1_3_2_1_66_1","unstructured":"D. Williams \"Replace pcommit with ADR or directed flushing\" https:\/\/lwn.net\/Articles\/694134\/ Jul. 2016.  D. Williams \"Replace pcommit with ADR or directed flushing\" https:\/\/lwn.net\/Articles\/694134\/ Jul. 2016."},{"key":"e_1_3_2_1_67_1","first-page":"577","volume-title":"Quantifying sources of error in McPAT and potential impacts on architectural studies,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","author":"Xi S. L.","year":"2015","unstructured":"S. L. Xi , H. Jacobson , P. Bose , G.-Y. Wei , and D. Brooks , \" Quantifying sources of error in McPAT and potential impacts on architectural studies,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA) , 2015 , pp. 577 -- 589 . S. L. Xi, H. Jacobson, P. Bose, G.-Y. Wei, and D. Brooks, \"Quantifying sources of error in McPAT and potential impacts on architectural studies,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), 2015, pp. 577--589."},{"key":"e_1_3_2_1_68_1","first-page":"323","article-title":"NOVA: A Log-structured File System for Hybrid Volatile\/Non-volatile Main Memories","author":"Xu J.","year":"2016","unstructured":"J. Xu and S. Swanson , \" NOVA: A Log-structured File System for Hybrid Volatile\/Non-volatile Main Memories .\" in FAST , 2016 , pp. 323 -- 338 . J. Xu and S. Swanson, \"NOVA: A Log-structured File System for Hybrid Volatile\/Non-volatile Main Memories.\" in FAST, 2016, pp. 323--338.","journal-title":"FAST"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132761"},{"key":"e_1_3_2_1_70_1","first-page":"403","volume-title":"Oct 2018","author":"Ye M.","unstructured":"M. Ye , C. Hughes , and A. Awad , \" Osiris: A low-cost mechanism to enable restoration of secure non-volatile memories,\" in 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , Oct 2018 , pp. 403 -- 415 . M. Ye, C. Hughes, and A. Awad, \"Osiris: A low-cost mechanism to enable restoration of secure non-volatile memories,\" in 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Oct 2018, pp. 403--415."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694387"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3167972"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694370"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322252"},{"key":"e_1_3_2_1_76_1","first-page":"442","volume-title":"Oct 2018","author":"Zuo P.","unstructured":"P. Zuo , Y. Hua , M. Zhao , W. Zhou , and Y. Guo , \" Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes,\" in 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , Oct 2018 , pp. 442 -- 454 . P. Zuo, Y. Hua, M. Zhao, W. Zhou, and Y. Guo, \"Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes,\" in 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Oct 2018, pp. 442--454."},{"key":"e_1_3_2_1_77_1","volume-title":"SecPM: a Secure and Persistent Memory System for Non-volatile Memory,\" in 10th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 18)","author":"Zuo P.","year":"2018","unstructured":"P. Zuo and Y. Hua , \" SecPM: a Secure and Persistent Memory System for Non-volatile Memory,\" in 10th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 18) . Boston, MA : USENIX Association , Jul. 2018 . [Online]. Available: https:\/\/www.usenix.org\/conference\/hotstorage18\/presentation\/zuo P. Zuo and Y. Hua, \"SecPM: a Secure and Persistent Memory System for Non-volatile Memory,\" in 10th USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage 18). Boston, MA: USENIX Association, Jul. 2018. [Online]. Available: https:\/\/www.usenix.org\/conference\/hotstorage18\/presentation\/zuo"}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527399","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:28Z","timestamp":1750188628000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527399"}},"subtitle":["architecture support for asynchronous persistence"],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":77,"alternative-id":["10.1145\/3470496.3527399","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527399","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}