{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T16:51:21Z","timestamp":1771951881142,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":67,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Defense Advanced Research Projects Agency (DARPA)","award":["FA8650-18-2-7862"],"award-info":[{"award-number":["FA8650-18-2-7862"]}]},{"name":"National Science Foundation (NSF)","award":["CNS-1823222"],"award-info":[{"award-number":["CNS-1823222"]}]},{"name":"Air Force Research Laboratory (AFRL)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527400","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"817-830","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Tiny but mighty"],"prefix":"10.1145","author":[{"given":"Marcelo","family":"Orenes-Vera","sequence":"first","affiliation":[{"name":"Princeton University"}]},{"given":"Aninda","family":"Manocha","sequence":"additional","affiliation":[{"name":"Princeton University"}]},{"given":"Jonathan","family":"Balkind","sequence":"additional","affiliation":[{"name":"UC Santa Barbara"}]},{"given":"Fei","family":"Gao","sequence":"additional","affiliation":[{"name":"Princeton University"}]},{"given":"Juan L.","family":"Arag\u00f3n","sequence":"additional","affiliation":[{"name":"University of Murcia"}]},{"given":"David","family":"Wentzlaff","sequence":"additional","affiliation":[{"name":"Princeton University"}]},{"given":"Margaret","family":"Martonosi","sequence":"additional","affiliation":[{"name":"Princeton University"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926254"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863749"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173189"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_5_1","volume-title":"Tech. Rep. UCB\/EECS-2016-17","author":"Asanovic Krste","year":"2016","unstructured":"Krste Asanovic , Rimas Avizienis , Jonathan Bachrach , Scott Beamer , David Biancolin , Christopher Celio , Henry Cook , Daniel Dabbelt , John Hauser , Adam Izraelevitz , 2016 . The Rocket chip generator. EECS Department, University of California , Berkeley, Tech. Rep. UCB\/EECS-2016-17 (2016). Krste Asanovic, Rimas Avizienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Daniel Dabbelt, John Hauser, Adam Izraelevitz, et al. 2016. The Rocket chip generator. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-17 (2016)."},{"key":"e_1_3_2_1_6_1","volume-title":"Third Workshop on Computer Architecture Research with RISC-V, CARRV","volume":"19","author":"Balkind Jonathan","year":"2019","unstructured":"Jonathan Balkind , Katie Lim , Fei Gao , Jinzheng Tu , David Wentzlaff , Michael Schaffner , Florian Zaruba , and Luca Benini . 2019 . OpenPiton+Ariane: The First Open-Source, SMP Linux-booting RISC-V System Scaling From One to Many Cores . In Third Workshop on Computer Architecture Research with RISC-V, CARRV , Vol. 19 . Jonathan Balkind, Katie Lim, Fei Gao, Jinzheng Tu, David Wentzlaff, Michael Schaffner, Florian Zaruba, and Luca Benini. 2019. OpenPiton+Ariane: The First Open-Source, SMP Linux-booting RISC-V System Scaling From One to Many Cores. In Third Workshop on Computer Architecture Research with RISC-V, CARRV, Vol. 19."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378479"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Jonathan Balkind Michael McKeown Yaosheng Fu Tri Nguyen Yanqi Zhou Alexey Lavrov Mohammad Shahrad Adi Fuchs Samuel Payne Xiaohua Liang Matthew Matl and David Wentzlaff. 2016. OpenPiton: An Open Source Manycore Research Framework. In ASPLOS. ACM 217--232.  Jonathan Balkind Michael McKeown Yaosheng Fu Tri Nguyen Yanqi Zhou Alexey Lavrov Mohammad Shahrad Adi Fuchs Samuel Payne Xiaohua Liang Matthew Matl and David Wentzlaff. 2016. OpenPiton: An Open Source Manycore Research Framework. In ASPLOS. ACM 217--232.","DOI":"10.1145\/2954679.2872414"},{"key":"e_1_3_2_1_9_1","volume-title":"Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). 373--386","author":"Basak A.","unstructured":"A. Basak , S. Li , X. Hu , S. M. Oh , X. Xie , L. Zhao , X. Jiang , and Y. Xie . 2019 . Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). 373--386 . A. Basak, S. Li, X. Hu, S. M. Oh, X. Xie, L. Zhao, X. Jiang, and Y. Xie. 2019. Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). 373--386."},{"key":"e_1_3_2_1_10_1","unstructured":"Nathan Beckmann. 2021. The Case for a Programmable Memory Hierarchy. https:\/\/www.sigarch.org\/the-case-for-a-programmable-memory-hierarchy\/.  Nathan Beckmann. 2021. The Case for a Programmable Memory Hierarchy. https:\/\/www.sigarch.org\/the-case-for-a-programmable-memory-hierarchy\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/165939.165952"},{"key":"e_1_3_2_1_12_1","unstructured":"Cadence Design Systems. 2015. JasperGold Apps User's Guide.  Cadence Design Systems. 2015. JasperGold Apps User's Guide."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905018"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000079"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"e_1_3_2_1_18_1","volume-title":"SuiteSparse: A suite of sparse matrix software. URL http:\/\/faculty.cse.tamu.edu\/davis\/suitesparse.html","author":"Davis Timothy A","year":"2015","unstructured":"Timothy A Davis . 2015. SuiteSparse: A suite of sparse matrix software. URL http:\/\/faculty.cse.tamu.edu\/davis\/suitesparse.html ( 2015 ). Timothy A Davis. 2015. SuiteSparse: A suite of sparse matrix software. URL http:\/\/faculty.cse.tamu.edu\/davis\/suitesparse.html (2015)."},{"key":"e_1_3_2_1_19_1","unstructured":"Esperanto Technologies. 2021. Esperanto's ET-Minion on-chip RISC-V cores. https:\/\/www.esperanto.ai\/technology\/.  Esperanto Technologies. 2021. Esperanto's ET-Minion on-chip RISC-V cores. https:\/\/www.esperanto.ai\/technology\/."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327117"},{"key":"e_1_3_2_1_22_1","unstructured":"Tae Jun Ham Juan L. Arag\u00f3n and Margaret Martonosi. 2015. DeSC: Decoupled Supply-compute Communication Management for Heterogeneous Architectures. In MICRO. ACM.  Tae Jun Ham Juan L. Arag\u00f3n and Margaret Martonosi. 2015. DeSC: Decoupled Supply-compute Communication Management for Heterogeneous Architectures. In MICRO. ACM."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3310332"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750390"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2013.6469140"},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"Access map pattern matching for high performance data cache prefetch","volume":"13","author":"Ishii Yasuo","year":"2011","unstructured":"Yasuo Ishii , Mary Inaba , and Kei Hiraki . 2011 . Access map pattern matching for high performance data cache prefetch . Journal of Instruction-Level Parallelism 13 , 2011 (2011), 1 -- 24 . Yasuo Ishii, Mary Inaba, and Kei Hiraki. 2011. Access map pattern matching for high performance data cache prefetch. Journal of Instruction-Level Parallelism 13, 2011 (2011), 1--24.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386526"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133901"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1379022.1375596"},{"key":"e_1_3_2_1_30_1","volume-title":"LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation","author":"Lattner Chris","year":"2004","unstructured":"Chris Lattner and Vikram Adve . 2004 . LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation . In CGO. IEEE Press . Chris Lattner and Vikram Adve. 2004. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In CGO. IEEE Press."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133384"},{"key":"e_1_3_2_1_32_1","article-title":"Kronecker Graphs: An Approach to Modeling Networks","author":"Leskovec Jure","year":"2010","unstructured":"Jure Leskovec , Deepayan Chakrabarti , Jon Kleinberg , Christos Faloutsos , and Zoubin Ghahramani . 2010 . Kronecker Graphs: An Approach to Modeling Networks . Journal of Machine Learning Reseach (JMLR) 11 ( March 2010), 985--1042. Jure Leskovec, Deepayan Chakrabarti, Jon Kleinberg, Christos Faloutsos, and Zoubin Ghahramani. 2010. Kronecker Graphs: An Approach to Modeling Networks. Journal of Machine Learning Reseach (JMLR) 11 (March 2010), 985--1042.","journal-title":"Journal of Machine Learning Reseach (JMLR) 11"},{"key":"e_1_3_2_1_33_1","volume-title":"Multi-Wafer AI Cluster. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, 1--41","author":"Lie Sean","year":"2021","unstructured":"Sean Lie . 2021 . Multi-Million Core , Multi-Wafer AI Cluster. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, 1--41 . Sean Lie. 2021. Multi-Million Core, Multi-Wafer AI Cluster. In 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE Computer Society, 1--41."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293958"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1990.205127"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3469846"},{"key":"e_1_3_2_1_38_1","volume-title":"Modular Simulator for Heterogeneous Systems. In 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 136--148","author":"Matthews Opeoluwa","year":"2020","unstructured":"Opeoluwa Matthews , Aninda Manocha , Davide Giri , Marcelo Orenes-Vera , Esin Tureci , Tyler Sorensen , Tae Jun Ham , Juan L Arag\u00f3n , Luca P Carloni , and Margaret Martonosi . 2020 . MosaicSim: A Lightweight , Modular Simulator for Heterogeneous Systems. In 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 136--148 . Opeoluwa Matthews, Aninda Manocha, Davide Giri, Marcelo Orenes-Vera, Esin Tureci, Tyler Sorensen, Tae Jun Ham, Juan L Arag\u00f3n, Luca P Carloni, and Margaret Martonosi. 2020. MosaicSim: A Lightweight, Modular Simulator for Heterogeneous Systems. In 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 136--148."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916494"},{"key":"e_1_3_2_1_40_1","volume-title":"10th International Symposium on High Performance Computer Architecture (HPCA'04)","author":"Nesbit K. J.","unstructured":"K. J. Nesbit and J. E. Smith . 2004. Data Cache Prefetching Using a Global History Buffer . In 10th International Symposium on High Performance Computer Architecture (HPCA'04) . 96--96. K. J. Nesbit and J. E. Smith. 2004. Data Cache Prefetching Using a Global History Buffer. In 10th International Symposium on High Performance Computer Architecture (HPCA'04). 96--96."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00056"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586118"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744329"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.14"},{"key":"e_1_3_2_1_46_1","unstructured":"RISC-V Foundation. 2019. Riscv-tests. https:\/\/github.com\/riscv\/riscv-tests..  RISC-V Foundation. 2019. Riscv-tests. https:\/\/github.com\/riscv\/riscv-tests.."},{"key":"e_1_3_2_1_47_1","unstructured":"Karl Rupp. 2018. 42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/.  Karl Rupp. 2018. 42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/800048.801719"},{"key":"e_1_3_2_1_49_1","volume-title":"ACM SIGARCH Computer Architecture News","author":"Smith James E","unstructured":"James E Smith . 1982. Decoupled access\/execute computer architectures . In ACM SIGARCH Computer Architecture News , Vol. 10 . IEEE Press . James E Smith. 1982. Decoupled access\/execute computer architectures. In ACM SIGARCH Computer Architecture News, Vol. 10. IEEE Press."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415751"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415751"},{"key":"e_1_3_2_1_52_1","volume-title":"Slipstream Processors Revisited: Exploiting Branch Sets. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 105--117","author":"Srinivasan V.","unstructured":"V. Srinivasan , R. B. R. Chowdhury , and E. Rotenberg . 2020 . Slipstream Processors Revisited: Exploiting Branch Sets. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 105--117 . V. Srinivasan, R. B. R. Chowdhury, and E. Rotenberg. 2020. Slipstream Processors Revisited: Exploiting Branch Sets. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 105--117."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2009.05.002"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357013"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/563647.563658"},{"key":"e_1_3_2_1_56_1","volume-title":"Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"Talati Nishil","year":"2021","unstructured":"Nishil Talati , Kyle May , Armand Behroozi , Yichen Yang , Kuba Kaszyk , Christos Vasiladiotis , Tarunesh Verma , Lu Li , Brandon Nguyen , Jiawen Sun , 2021 . Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA) . IEEE , 654--667. Nishil Talati, Kyle May, Armand Behroozi, Yichen Yang, Kuba Kaszyk, Christos Vasiladiotis, Tarunesh Verma, Lu Li, Brandon Nguyen, Jiawen Sun, et al. 2021. Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 654--667."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Michael Bedford Taylor Jason Kim Jason Miller David Wentzlaff Fae Ghodrat Ben Greenwald Henry Hoffman Paul Johnson Jae-Wook Lee Walter Lee etal 2002. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE micro 22 2 (2002) 25--35.  Michael Bedford Taylor Jason Kim Jason Miller David Wentzlaff Fae Ghodrat Ben Greenwald Henry Hoffman Paul Johnson Jae-Wook Lee Walter Lee et al. 2002. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE micro 22 2 (2002) 25--35.","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863738"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192393"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995809"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140402"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_3_2_1_63_1","volume-title":"Ariane: An Open-Source 64-bit RISC-V Application Class Processor and latest Improvements. Technical talk at the RISC-V Workshop https:\/\/www.youtube.com\/watch?v=8HpvRNh0ux4.","author":"Zaruba Florian","year":"2018","unstructured":"Florian Zaruba and Luca Benini . 2018 . Ariane: An Open-Source 64-bit RISC-V Application Class Processor and latest Improvements. Technical talk at the RISC-V Workshop https:\/\/www.youtube.com\/watch?v=8HpvRNh0ux4. Florian Zaruba and Luca Benini. 2018. Ariane: An Open-Source 64-bit RISC-V Application Class Processor and latest Improvements. Technical talk at the RISC-V Workshop https:\/\/www.youtube.com\/watch?v=8HpvRNh0ux4."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346187"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3276491"}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527400","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:28Z","timestamp":1750188628000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527400"}},"subtitle":["designing and realizing scalable latency tolerance for manycore SoCs"],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":67,"alternative-id":["10.1145\/3470496.3527400","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527400","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}