{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:41Z","timestamp":1773193601542,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Natural Sciences and Engineering Research Council of Canada","award":["RGPIN-2019-05059"],"award-info":[{"award-number":["RGPIN-2019-05059"]}]},{"name":"Georgia Tech institutional funds"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527421","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"699-710","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":49,"title":["Hydra"],"prefix":"10.1145","author":[{"given":"Moinuddin","family":"Qureshi","sequence":"first","affiliation":[{"name":"Georgia Tech"}]},{"given":"Aditya","family":"Rohan","sequence":"additional","affiliation":[{"name":"Georgia Tech"}]},{"given":"Gururaj","family":"Saileshwar","sequence":"additional","affiliation":[{"name":"Georgia Tech"}]},{"given":"Prashant J.","family":"Nair","sequence":"additional","affiliation":[{"name":"Univ. of British Columbia"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"SPEC CPU2017 Benchmark Suite. In Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2017\/","unstructured":"2017. SPEC CPU2017 Benchmark Suite. In Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2017\/ 2017. SPEC CPU2017 Benchmark Suite. In Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872390"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_4_1","volume-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec).","author":"Bennett Tanj","year":"2021","unstructured":"Tanj Bennett , Stefan Saroiu , Alec Wolman , and Lucian Cojocar . 2021 . Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec). Tanj Bennett, Stefan Saroiu, Alec Wolman, and Lucian Cojocar. 2021. Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_6_1","volume-title":"Usimm: the utah simulated memory module","author":"Chatterjee Niladrish","year":"2012","unstructured":"Niladrish Chatterjee , Rajeev Balasubramonian , Manjunath Shevgoor , S Pugsley , A Udipi , Ali Shafiee , Kshitij Sudan , Manu Awasthi , and Zeshan Chishti . 2012. Usimm: the utah simulated memory module . University of Utah , Tech. Rep ( 2012 ). Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, S Pugsley, A Udipi, Ali Shafiee, Kshitij Sudan, Manu Awasthi, and Zeshan Chishti. 2012. Usimm: the utah simulated memory module. University of Utah, Tech. Rep (2012)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_2_1_8_1","first-page":"1","article-title":"Intel SGX Explained","volume":"2016","author":"Costan Victor","year":"2016","unstructured":"Victor Costan and Srinivas Devadas . 2016 . Intel SGX Explained . IACR Cryptol. ePrint Arch. 2016 , 86 (2016), 1 -- 118 . Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. IACR Cryptol. ePrint Arch. 2016, 86 (2016), 1--118.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00035"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"e_1_3_2_1_11_1","volume-title":"Retrieved","year":"2021","unstructured":"Google. 2021 . Introducing Half-Double: New hammering technique for DRAM Rowhammer bug . Retrieved October 20, 2021 from https:\/\/security.googleblog.com\/2021\/05\/introducing-half-double-new-hammering.html Google. 2021. Introducing Half-Double: New hammering technique for DRAM Rowhammer bug. Retrieved October 20, 2021 from https:\/\/security.googleblog.com\/2021\/05\/introducing-half-double-new-hammering.html"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_2_1_15_1","unstructured":"JEDEC. 2017. DDR4 SDRAM Standard JESD79-4B.  JEDEC. 2017. DDR4 SDRAM Standard JESD79-4B."},{"key":"e_1_3_2_1_16_1","first-page":"9","article-title":"Architectural support for mitigating row hammering in DRAM memories","volume":"14","author":"Kim Dae-Hyun","year":"2014","unstructured":"Dae-Hyun Kim , Prashant J Nair , and Moinuddin K Qureshi . 2014 . Architectural support for mitigating row hammering in DRAM memories . IEEE CAL 14 , 1 (2014), 9 -- 12 . Dae-Hyun Kim, Prashant J Nair, and Moinuddin K Qureshi. 2014. Architectural support for mitigating row hammering in DRAM memories. IEEE CAL 14, 1 (2014), 9--12.","journal-title":"IEEE CAL"},{"key":"e_1_3_2_1_17_1","volume-title":"Revisiting rowhammer: An experimental analysis of modern dram devices and mitigation techniques. In 2020 ACM\/IEEE 47th ISCA","author":"Kim Jeremie S","unstructured":"Jeremie S Kim , Minesh Patel , A Giray Ya\u011fl\u0131k\u00e7\u0131 , Hasan Hassan , Roknoddin Azizi , Lois Orosa , and Onur Mutlu . 2020. Revisiting rowhammer: An experimental analysis of modern dram devices and mitigation techniques. In 2020 ACM\/IEEE 47th ISCA . IEEE , 638--651. Jeremie S Kim, Minesh Patel, A Giray Ya\u011fl\u0131k\u00e7\u0131, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu. 2020. Revisiting rowhammer: An experimental analysis of modern dram devices and mitigation techniques. In 2020 ACM\/IEEE 47th ISCA. IEEE, 638--651."},{"key":"e_1_3_2_1_18_1","volume-title":"Jae W Lee, and Jung Ho Ahn.","author":"Kim Michael Jaemin","year":"2021","unstructured":"Michael Jaemin Kim , Jaehyun Park , Yeonhong Park , Wanju Doh , Namhoon Kim , Tae Jun Ham , Jae W Lee, and Jung Ho Ahn. 2021 . Mithril : Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh . arXiv preprint arXiv:2108.06703 (2021). Michael Jaemin Kim, Jaehyun Park, Yeonhong Park, Wanju Doh, Namhoon Kim, Tae Jun Ham, Jae W Lee, and Jung Ho Ahn. 2021. Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh. arXiv preprint arXiv:2108.06703 (2021)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_3_2_1_22_1","unstructured":"Micron. 2021. DDR4 SDRAM Datasheet.  Micron. 2021. DDR4 SDRAM Datasheet."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_2_1_24_1","unstructured":"K. Asanovic S. Beamer and D. Patterson. 2015. The GAP benchmark suite. In arXiv preprint arXiv:1508.03619.  K. Asanovic S. Beamer and D. Patterson. 2015. The GAP benchmark suite. In arXiv preprint arXiv:1508.03619."},{"key":"e_1_3_2_1_25_1","volume-title":"Synergy: Rethinking secure-memory design for error-correcting memories. In 2018","author":"Saileshwar Gururaj","year":"2018","unstructured":"Gururaj Saileshwar , Prashant J Nair , Prakash Ramrakhyani , Wendy Elsasser , and Moinuddin K Qureshi . 2018 . Synergy: Rethinking secure-memory design for error-correcting memories. In 2018 IEEE HPCA. IEEE , 454--465. Gururaj Saileshwar, Prashant J Nair, Prakash Ramrakhyani, Wendy Elsasser, and Moinuddin K Qureshi. 2018. Synergy: Rethinking secure-memory design for error-correcting memories. In 2018 IEEE HPCA. IEEE, 454--465."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"e_1_3_2_1_27_1","first-page":"71","article-title":"Exploiting the DRAM rowhammer bug to gain kernel privileges","volume":"15","author":"Seaborn Mark","year":"2015","unstructured":"Mark Seaborn and Thomas Dullien . 2015 . Exploiting the DRAM rowhammer bug to gain kernel privileges . Black Hat 15 (2015), 71 . Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM rowhammer bug to gain kernel privileges. Black Hat 15 (2015), 71.","journal-title":"Black Hat"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527421","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:53Z","timestamp":1750191533000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527421"}},"subtitle":["enabling low-overhead mitigation of row-hammer at ultra-low thresholds via hybrid tracking"],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":32,"alternative-id":["10.1145\/3470496.3527421","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527421","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}