{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:19:54Z","timestamp":1774365594668,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":121,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["DGE 1256260"],"award-info":[{"award-number":["DGE 1256260"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527427","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"670-684","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["MOESI-prime"],"prefix":"10.1145","author":[{"given":"Kevin","family":"Loughlin","sequence":"first","affiliation":[{"name":"University of Michigan"}]},{"given":"Stefan","family":"Saroiu","sequence":"additional","affiliation":[{"name":"Microsoft"}]},{"given":"Alec","family":"Wolman","sequence":"additional","affiliation":[{"name":"Microsoft"}]},{"given":"Yatin A.","family":"Manerkar","sequence":"additional","affiliation":[{"name":"University of Michigan"}]},{"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Michigan"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Paul Alcorn. 2022. New UCIe Chiplet Standard Supported by Intel AMD and Arm. tomshardware.com\/news\/new-ucie-chiplet-standard-supported-by-intel-amd-and-arm.  Paul Alcorn. 2022. New UCIe Chiplet Standard Supported by Intel AMD and Arm. tomshardware.com\/news\/new-ucie-chiplet-standard-supported-by-intel-amd-and-arm."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00031"},{"key":"e_1_3_2_1_3_1","volume-title":"Improved-moesi cache coherence protocol. Arabian Journal for Science and Engineering","author":"Altwaijry Hesham","year":"2014","unstructured":"Hesham Altwaijry and Diyab S Alzahrani . 2014. Improved-moesi cache coherence protocol. Arabian Journal for Science and Engineering ( 2014 ). Hesham Altwaijry and Diyab S Alzahrani. 2014. Improved-moesi cache coherence protocol. Arabian Journal for Science and Engineering (2014)."},{"key":"e_1_3_2_1_4_1","volume-title":"Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin.","author":"Aweke Zelalem Birhanu","year":"2016","unstructured":"Zelalem Birhanu Aweke , Salessawi Ferede Yitbarek , Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin. 2016 . ANVIL : Software-Based Protection Against Next-Generation Rowhammer Attacks. In ACM SIGARCH Computer Architecture News (CAN) . Zelalem Birhanu Aweke, Salessawi Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin. 2016. ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks. In ACM SIGARCH Computer Architecture News (CAN)."},{"key":"e_1_3_2_1_5_1","volume-title":"Principles of Model Checking (Representation and Mind Series)","author":"Baier Christel","unstructured":"Christel Baier and Joost-Pieter Katoen . 2008. Principles of Model Checking (Representation and Mind Series) . The MIT Press . Christel Baier and Joost-Pieter Katoen. 2008. Principles of Model Checking (Representation and Mind Series). The MIT Press."},{"key":"e_1_3_2_1_6_1","unstructured":"Kuljit Bains John Halbert Christopher Mozak Theodore Schoenborn and Zvika Greenfield. 2015. Row hammer refresh command. US Patent 9 117 544.  Kuljit Bains John Halbert Christopher Mozak Theodore Schoenborn and Zvika Greenfield. 2015. Row hammer refresh command. US Patent 9 117 544."},{"key":"e_1_3_2_1_7_1","volume-title":"Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec).","author":"Bennett Tanj","year":"2021","unstructured":"Tanj Bennett , Stefan Saroiu , Alec Wolman , and Lucian Cojocar . 2021 . Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec). Tanj Bennett, Stefan Saroiu, Alec Wolman, and Lucian Cojocar. 2021. Panopticon: A Complete In-DRAM Rowhammer Mitigation. In Workshop on DRAM Security (DRAMSec)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Nathan Binkert Bradford Beckmann Gabriel Black Steven K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek R Hower Tushar Krishna Somayeh Sardashti etal 2011. The gem5 simulator. ACM SIGARCH Computer Architecture News (CAN) (2011).  Nathan Binkert Bradford Beckmann Gabriel Black Steven K Reinhardt Ali Saidi Arkaprava Basu Joel Hestness Derek R Hower Tushar Krishna Somayeh Sardashti et al. 2011. The gem5 simulator. ACM SIGARCH Computer Architecture News (CAN) (2011).","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_10_1","volume-title":"Sapphire Rapids. In IEEE Hot Chips Symposium (HCS).","author":"Biswas Arijit","year":"2021","unstructured":"Arijit Biswas . 2021 . Sapphire Rapids. In IEEE Hot Chips Symposium (HCS). Arijit Biswas. 2021. Sapphire Rapids. In IEEE Hot Chips Symposium (HCS)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854350"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329827"},{"key":"e_1_3_2_1_13_1","volume-title":"CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In ACM\/IEEE International Symposium on Microarchitecture (MICRO).","author":"Bourgeat Thomas","year":"2020","unstructured":"Thomas Bourgeat , Jules Drean , Yuheng Yang , Lillian Tsai , Joel Emer , and Mengjia Yan . 2020 . CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In ACM\/IEEE International Symposium on Microarchitecture (MICRO). Thomas Bourgeat, Jules Drean, Yuheng Yang, Lillian Tsai, Joel Emer, and Mengjia Yan. 2020. CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In ACM\/IEEE International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_14_1","volume-title":"USENIX Security Symposium (USENIX Security).","author":"Brasser Ferdinand","year":"2017","unstructured":"Ferdinand Brasser , Lucas Davi , David Gens , Christopher Liebchen , and Ahmad-Reza Sadeghi . 2017 . CAn't Touch This: Software-only Mitigation against Rowhammer Attacks targeting Kernel Memory . In USENIX Security Symposium (USENIX Security). Ferdinand Brasser, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza Sadeghi. 2017. CAn't Touch This: Software-only Mitigation against Rowhammer Attacks targeting Kernel Memory. In USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442532"},{"key":"e_1_3_2_1_16_1","volume-title":"Deep Learning Based Diagnostics for Rowhammer Protection of DRAM Chips. In IEEE Asian Test Symposium (ATS).","author":"Chakraborty A.","unstructured":"A. Chakraborty , M. Alam , and D. Mukhopadhyay . 2019 . Deep Learning Based Diagnostics for Rowhammer Protection of DRAM Chips. In IEEE Asian Test Symposium (ATS). A. Chakraborty, M. Alam, and D. Mukhopadhyay. 2019. Deep Learning Based Diagnostics for Rowhammer Protection of DRAM Chips. In IEEE Asian Test Symposium (ATS)."},{"key":"e_1_3_2_1_17_1","unstructured":"Karthik Chandrasekar Christian Weis Yonghui Li Benny Akesson Norbert Wehn and Kees Goossens. 2012. DRAMPower: Open-source DRAM power & energy estimation tool. drampower.info.  Karthik Chandrasekar Christian Weis Yonghui Li Benny Akesson Norbert Wehn and Kees Goossens. 2012. DRAMPower: Open-source DRAM power & energy estimation tool. drampower.info."},{"key":"e_1_3_2_1_18_1","volume-title":"IEEE International Conference on Parallel Processing (ICPP).","author":"Cheng Liqun","year":"2005","unstructured":"Liqun Cheng and John B Carter . 2005 . Fast barriers for scalable ccnuma systems . In IEEE International Conference on Parallel Processing (ICPP). Liqun Cheng and John B Carter. 2005. Fast barriers for scalable ccnuma systems. In IEEE International Conference on Parallel Processing (ICPP)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346210"},{"key":"e_1_3_2_1_20_1","volume-title":"An End-to-End Methodology for Cloud Providers. In IEEE Symposium on Security and Privacy (S&P).","author":"Cojocar Lucian","year":"2020","unstructured":"Lucian Cojocar , Jeremie Kim , Minesh Patel , Lillian Tsai , Stefan Saroiu , Alec Wolman , and Onur Mutlu . 2020 . Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers. In IEEE Symposium on Security and Privacy (S&P). Lucian Cojocar, Jeremie Kim, Minesh Patel, Lillian Tsai, Stefan Saroiu, Alec Wolman, and Onur Mutlu. 2020. Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"e_1_3_2_1_23_1","volume-title":"Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor. ACM\/IEEE International Symposium on Microarchitecture (MICRO)","author":"Conway Pat","year":"2010","unstructured":"Pat Conway , Nathan Kalyanasundharam , Gregg Donley , Kevin Lepak , and Bill Hughes . 2010 . Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor. ACM\/IEEE International Symposium on Microarchitecture (MICRO) (2010). Pat Conway, Nathan Kalyanasundharam, Gregg Donley, Kevin Lepak, and Bill Hughes. 2010. Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor. ACM\/IEEE International Symposium on Microarchitecture (MICRO) (2010)."},{"key":"e_1_3_2_1_24_1","volume":"199","author":"Cox Alan L","unstructured":"Alan L Cox and Robert J Fowler. 199 3. Adaptive cache coherency for detecting migratory shared data. ACM SIGARCH Computer Architecture News (CAN) (1993). Alan L Cox and Robert J Fowler. 1993. Adaptive cache coherency for detecting migratory shared data. ACM SIGARCH Computer Architecture News (CAN) (1993).","journal-title":"Robert J Fowler."},{"key":"e_1_3_2_1_25_1","volume-title":"USENIX Security Symposium (USENIX Security).","author":"de Ridder Finn","year":"2021","unstructured":"Finn de Ridder , Pietro Frigo , Emanuele Vannacci , Herbert Bos , Cristiano Giuffrida , and Kaveh Razavi . 2021 . SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript . In USENIX Security Symposium (USENIX Security). Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2021. SMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript. In USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_26_1","unstructured":"Timothy J Dell. 199"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145848"},{"key":"e_1_3_2_1_28_1","volume-title":"Silent Data Corruptions at Scale. arXiv preprint arXiv:2102.11245","author":"Dixit Harish Dattatraya","year":"2021","unstructured":"Harish Dattatraya Dixit , Sneha Pendharkar , Matt Beadon , Chris Mason , Tejasvi Chakravarthy , Bharath Muthiah , and Sriram Sankar . 2021. Silent Data Corruptions at Scale. arXiv preprint arXiv:2102.11245 ( 2021 ). Harish Dattatraya Dixit, Sneha Pendharkar, Matt Beadon, Chris Mason, Tejasvi Chakravarthy, Bharath Muthiah, and Sriram Sankar. 2021. Silent Data Corruptions at Scale. arXiv preprint arXiv:2102.11245 (2021)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00035"},{"key":"e_1_3_2_1_30_1","volume-title":"TRRespass: Exploiting the Many Sides of Target Row Refresh. In IEEE Symposium on Security and Privacy (S&P).","author":"Frigo Pietro","unstructured":"Pietro Frigo , Emanuele Vannacci , Hasan Hassan , Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2020 . TRRespass: Exploiting the Many Sides of Target Row Refresh. In IEEE Symposium on Security and Privacy (S&P). Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2020. TRRespass: Exploiting the Many Sides of Target Row Refresh. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Vasilis Gavrielatos Antonios Katsarakis Arpit Joshi Nicolai Oswald Boris Grot and Vijay Nagarajan. 2018. Scale-out ccNUMA: Exploiting skew with strongly consistent caching. In EuroSys.  Vasilis Gavrielatos Antonios Katsarakis Arpit Joshi Nicolai Oswald Boris Grot and Vijay Nagarajan. 2018. Scale-out ccNUMA: Exploiting skew with strongly consistent caching. In EuroSys.","DOI":"10.1145\/3190508.3190550"},{"key":"e_1_3_2_1_32_1","unstructured":"gem5. 2021. Architecture Support. gem5.org\/documentation\/general_docs\/architecture_support\/.  gem5. 2021. Architecture Support. gem5.org\/documentation\/general_docs\/architecture_support\/."},{"key":"e_1_3_2_1_33_1","unstructured":"gem5. 2021. gem5-20 Working Status of Benchmarks. gem5.org\/documentation\/benchmark_status\/gem5-20.  gem5. 2021. gem5-20 Working Status of Benchmarks. gem5.org\/documentation\/benchmark_status\/gem5-20."},{"key":"e_1_3_2_1_34_1","volume-title":"Armor: A run-time memory hot-row detector.","author":"Ghasempour Mohsen","year":"2015","unstructured":"Mohsen Ghasempour , Mikel Lujan , and Jim Garside . 2015 . Armor: A run-time memory hot-row detector. Mohsen Ghasempour, Mikel Lujan, and Jim Garside. 2015. Armor: A run-time memory hot-row detector."},{"key":"e_1_3_2_1_35_1","volume-title":"Damla Senol Cali, and Onur Mutlu","author":"Ghose Saugata","year":"2019","unstructured":"Saugata Ghose , Tianshi Li , Nastaran Hajinazar , Damla Senol Cali, and Onur Mutlu . 2019 . Demystifying Complex Workload-DRAM Interactions: An Experimental Study. In ACM on Measurement and Analysis of Computing Systems (POMACS) . Saugata Ghose, Tianshi Li, Nastaran Hajinazar, Damla Senol Cali, and Onur Mutlu. 2019. Demystifying Complex Workload-DRAM Interactions: An Experimental Study. In ACM on Measurement and Analysis of Computing Systems (POMACS)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2016.7792886"},{"key":"e_1_3_2_1_37_1","volume-title":"MESIF: A Two-Hop Cache Coherency Protocol for Point-to-Point Interconnects","author":"Goodman JR","year":"2004","unstructured":"JR Goodman and HHJ Hum . 2004 . MESIF: A Two-Hop Cache Coherency Protocol for Point-to-Point Interconnects (2004). URL : https:\/\/www.cs.auckland.ac.nz\/~goodman\/TechnicalReports\/MESIF-2009.pdf (2004). JR Goodman and HHJ Hum. 2004. MESIF: A Two-Hop Cache Coherency Protocol for Point-to-Point Interconnects (2004). URL: https:\/\/www.cs.auckland.ac.nz\/~goodman\/TechnicalReports\/MESIF-2009.pdf (2004)."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"e_1_3_2_1_41_1","volume-title":"ACM\/IEEE International Symposium on Microarchitecture (MICRO).","author":"Hassan Hasan","year":"2021","unstructured":"Hasan Hassan , Yahya Can Tugrul , Jeremie S Kim , Victor Van der Veen , Kaveh Razavi , and Onur Mutlu . 2021 . Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications . In ACM\/IEEE International Symposium on Microarchitecture (MICRO). Hasan Hassan, Yahya Can Tugrul, Jeremie S Kim, Victor Van der Veen, Kaveh Razavi, and Onur Mutlu. 2021. Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications. In ACM\/IEEE International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465297"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/664\/9\/092010"},{"key":"e_1_3_2_1_45_1","volume-title":"Intel Architecture Day","year":"2021","unstructured":"Intel. 2021. Intel Architecture Day 2021 . https:\/\/www.intel.com\/content\/www\/us\/en\/newsroom\/resources\/press-kit-architecture-day-2021.html. Intel. 2021. Intel Architecture Day 2021. https:\/\/www.intel.com\/content\/www\/us\/en\/newsroom\/resources\/press-kit-architecture-day-2021.html."},{"key":"e_1_3_2_1_46_1","unstructured":"Intel Community Forum. 2019. SKL - strange memory behavior.  Intel Community Forum. 2019. SKL - strange memory behavior."},{"key":"e_1_3_2_1_47_1","volume-title":"Uncore Performance Monitoring Reference Manual","author":"Processor Scalable Memory Family Intel Xeon","year":"2017","unstructured":"Intel Xeon Processor Scalable Memory Family . 2017. Uncore Performance Monitoring Reference Manual . Intel Corporation ( 2017 ). Intel Xeon Processor Scalable Memory Family. 2017. Uncore Performance Monitoring Reference Manual. Intel Corporation (2017)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"e_1_3_2_1_49_1","volume-title":"BLACKSMITH: Scalable Rowhammering in the Frequency Domain. In IEEE Symposium on Security and Privacy (S&P).","author":"Jattke Patrick","unstructured":"Patrick Jattke , Victor van der Veen, Pietro Frigo, Stijn Gunter, and Kaveh Razavi. 2022 . BLACKSMITH: Scalable Rowhammering in the Frequency Domain. In IEEE Symposium on Security and Privacy (S&P). Patrick Jattke, Victor van der Veen, Pietro Frigo, Stijn Gunter, and Kaveh Razavi. 2022. BLACKSMITH: Scalable Rowhammering in the Frequency Domain. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_50_1","unstructured":"JEDEC. 2014. Double Data Rate 4 (DDR4) SDRAM Standard.  JEDEC. 2014. Double Data Rate 4 (DDR4) SDRAM Standard."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329811"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.37"},{"key":"e_1_3_2_1_53_1","volume-title":"The common system interface: Intel's future interconnect. Real World Technologies","author":"Kanter David","year":"2007","unstructured":"David Kanter . 2007. The common system interface: Intel's future interconnect. Real World Technologies ( 2007 ). David Kanter. 2007. The common system interface: Intel's future interconnect. Real World Technologies (2007)."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"e_1_3_2_1_55_1","volume-title":"A case for memory content-based detection and mitigation of data-dependent failures in DRAM","author":"Khan Samira","year":"2016","unstructured":"Samira Khan , Chris Wilkerson , Donghyuk Lee , Alaa R Alameldeen , and Onur Mutlu . 2016. A case for memory content-based detection and mitigation of data-dependent failures in DRAM . IEEE Computer Architecture Letters (CAL) ( 2016 ). Samira Khan, Chris Wilkerson, Donghyuk Lee, Alaa R Alameldeen, and Onur Mutlu. 2016. A case for memory content-based detection and mitigation of data-dependent failures in DRAM. IEEE Computer Architecture Letters (CAL) (2016)."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_3_2_1_57_1","volume-title":"Architectural support for mitigating row hammering in DRAM memories","author":"Kim Dae-Hyun","year":"2014","unstructured":"Dae-Hyun Kim , Prashant J Nair , and Moinuddin K Qureshi . 2014. Architectural support for mitigating row hammering in DRAM memories . IEEE Computer Architecture Letters (CAL) ( 2014 ). Dae-Hyun Kim, Prashant J Nair, and Moinuddin K Qureshi. 2014. Architectural support for mitigating row hammering in DRAM memories. IEEE Computer Architecture Letters (CAL) (2014)."},{"key":"e_1_3_2_1_58_1","volume-title":"Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques. In ACM\/IEEE International Symposium on Computer Architecture (ISCA).","author":"Kim Jeremie S","year":"2020","unstructured":"Jeremie S Kim , Minesh Patel , A Giray Yaglikci , Hasan Hassan , Roknoddin Azizi , Lois Orosa , and Onur Mutlu . 2020 . Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques. In ACM\/IEEE International Symposium on Computer Architecture (ISCA). Jeremie S Kim, Minesh Patel, A Giray Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu. 2020. Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques. In ACM\/IEEE International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","unstructured":"M. Kim J. Choi H. Kim and H. Lee. 2019. An Effective DRAM Address Remapping for Mitigating Rowhammer Errors. IEEE Trans. Comput. (2019).  M. Kim J. Choi H. Kim and H. Lee. 2019. An Effective DRAM Address Remapping for Mitigating Rowhammer Errors. IEEE Trans. Comput. (2019).","DOI":"10.1109\/TC.2019.2907248"},{"key":"e_1_3_2_1_60_1","volume-title":"Jae W Lee, and Jung Ho Ahn.","author":"Kim Michael Jaemin","year":"2021","unstructured":"Michael Jaemin Kim , Jaehyun Park , Yeonhong Park , Wanju Doh , Namhoon Kim , Tae Jun Ham , Jae W Lee, and Jung Ho Ahn. 2021 . Mithril : Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh . arXiv preprint arXiv:2108.06703 (2021). Michael Jaemin Kim, Jaehyun Park, Yeonhong Park, Wanju Doh, Namhoon Kim, Tae Jun Ham, Jae W Lee, and Jung Ho Ahn. 2021. Mithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh. arXiv preprint arXiv:2108.06703 (2021)."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_62_1","volume-title":"Linux symposium.","author":"Kivity Avi","year":"2007","unstructured":"Avi Kivity , Yaniv Kamay , Dor Laor , Uri Lublin , and Anthony Liguori . 2007 . kvm: the Linux virtual machine monitor . In Linux symposium. Avi Kivity, Yaniv Kamay, Dor Laor, Uri Lublin, and Anthony Liguori. 2007. kvm: the Linux virtual machine monitor. In Linux symposium."},{"key":"e_1_3_2_1_63_1","volume-title":"ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks. In USENIX Symposium on Operating Systems Design and Implementation (OSDI).","author":"Konoth Radhesh Krishnan","year":"2018","unstructured":"Radhesh Krishnan Konoth , Marco Oliverio , Andrei Tatar , Dennis Andriesse , Herbert Bos , Cristiano Giuffrida , and Kaveh Razavi . 2018 . ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks. In USENIX Symposium on Operating Systems Design and Implementation (OSDI). Radhesh Krishnan Konoth, Marco Oliverio, Andrei Tatar, Dennis Andriesse, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. 2018. ZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks. In USENIX Symposium on Operating Systems Design and Implementation (OSDI)."},{"key":"e_1_3_2_1_64_1","volume-title":"IEEE Hot Chips Symposium (HCS).","author":"Kumar Akhilesh","year":"2017","unstructured":"Akhilesh Kumar , Don Soltis , Irma Esmer , Adi Yoaz , and Sailesh Kottapalli . 2017 . The new Intel Xeon scalable processor (formerly skylake-SP) . In IEEE Hot Chips Symposium (HCS). Akhilesh Kumar, Don Soltis, Irma Esmer, Adi Yoaz, and Sailesh Kottapalli. 2017. The new Intel Xeon scalable processor (formerly skylake-SP). In IEEE Hot Chips Symposium (HCS)."},{"key":"e_1_3_2_1_65_1","volume-title":"IEEE Symposium on Security and Privacy (S&P).","author":"Kwong Andrew","year":"2020","unstructured":"Andrew Kwong , Daniel Genkin , Daniel Gruss , and Yuval Yarom . 2020 . RAM-Bleed: Reading bits in memory without accessing them . In IEEE Symposium on Security and Privacy (S&P). Andrew Kwong, Daniel Genkin, Daniel Gruss, and Yuval Yarom. 2020. RAM-Bleed: Reading bits in memory without accessing them. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_3_2_1_67_1","volume-title":"The directory-based cache coherence protocol for the DASH multiprocessor. ACM SIGARCH Computer Architecture News (CAN)","author":"Lenoski Daniel","year":"1990","unstructured":"Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Anoop Gupta , and John Hennessy . 1990. The directory-based cache coherence protocol for the DASH multiprocessor. ACM SIGARCH Computer Architecture News (CAN) ( 1990 ). Daniel Lenoski, James Laudon, Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. 1990. The directory-based cache coherence protocol for the DASH multiprocessor. ACM SIGARCH Computer Architecture News (CAN) (1990)."},{"key":"e_1_3_2_1_68_1","unstructured":"Kevin M Lepak Vydhyanathan Kalyanasundharam William A Hughes Benjamin Tsien and Greggory D Donley. 2014. Method and apparatus for accelerated shared data migration. US Patent 8 732 410.  Kevin M Lepak Vydhyanathan Kalyanasundharam William A Hughes Benjamin Tsien and Greggory D Donley. 2014. Method and apparatus for accelerated shared data migration. US Patent 8 732 410."},{"key":"e_1_3_2_1_69_1","volume":"201","author":"Li C.","unstructured":"C. Li and J. Gaudiot. 201 9. Detecting Malicious Attacks Exploiting Hardware Vulnerabilities Using Performance Counters. In IEEE Annual Computer Software and Applications Conference (COMPSAC). C. Li and J. Gaudiot. 2019. Detecting Malicious Attacks Exploiting Hardware Vulnerabilities Using Performance Counters. In IEEE Annual Computer Software and Applications Conference (COMPSAC).","journal-title":"J. Gaudiot."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSPW51379.2020.00102"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465295"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"crossref","unstructured":"Kevin Loughlin Stefan Saroiu Alec Wolman Yatin A. Manerkar and Baris Kasikci. 2022. MOESI-prime source code. github.com\/efeslab\/moesi-prime.  Kevin Loughlin Stefan Saroiu Alec Wolman Yatin A. Manerkar and Baris Kasikci. 2022. MOESI-prime source code. github.com\/efeslab\/moesi-prime.","DOI":"10.1145\/3470496.3527427"},{"key":"e_1_3_2_1_73_1","volume-title":"Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, et al.","author":"Lowe-Power Jason","year":"2020","unstructured":"Jason Lowe-Power , Abdul Mutaal Ahmad , Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, et al. 2020 . The gem5 simulator: Version 20.0+. arXiv preprint arXiv:2007.03152 (2020). Jason Lowe-Power, Abdul Mutaal Ahmad, Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, et al. 2020. The gem5 simulator: Version 20.0+. arXiv preprint arXiv:2007.03152 (2020)."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2015.52"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122987"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"crossref","unstructured":"Jaydeep Marathe Vivek Thakkar and Frank Mueller. 2010. Feedback-directed page placement for ccNUMA via hardware-generated memory traces. J. Parallel and Distrib. Comput. (2010).  Jaydeep Marathe Vivek Thakkar and Frank Mueller. 2010. Feedback-directed page placement for ccNUMA via hardware-generated memory traces. J. Parallel and Distrib. Comput. (2010).","DOI":"10.1016\/j.jpdc.2010.08.015"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"e_1_3_2_1_78_1","volume-title":"Topology and Cache Coherence in Knights Landing and Skylake Xeon Processors","author":"McCalpin John","year":"2018","unstructured":"John McCalpin . 2018. Topology and Cache Coherence in Knights Landing and Skylake Xeon Processors . UT Faculty\/Researcher Works ( 2018 ). John McCalpin. 2018. Topology and Cache Coherence in Knights Landing and Skylake Xeon Processors. UT Faculty\/Researcher Works (2018)."},{"key":"e_1_3_2_1_79_1","volume-title":"Directory Structure in Skylake Server CPUs. Intel Community Forum","author":"McCalpin John","year":"2020","unstructured":"John McCalpin . 2020. Directory Structure in Skylake Server CPUs. Intel Community Forum ( 2020 ). John McCalpin. 2020. Directory Structure in Skylake Server CPUs. Intel Community Forum (2020)."},{"key":"e_1_3_2_1_80_1","unstructured":"Adrian C Moga Malcolm Mandviwalla Vedaraman Geetha and Herbert H Hum. 2013. Allocation and write policy for a glueless area-efficient directory cache for hotly contested cache lines. US Patent 8 392 665.  Adrian C Moga Malcolm Mandviwalla Vedaraman Geetha and Herbert H Hum. 2013. Allocation and write policy for a glueless area-efficient directory cache for hotly contested cache lines. US Patent 8 392 665."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2618128.2618129"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2015.83"},{"key":"e_1_3_2_1_83_1","volume-title":"Intel Xeon Processor Scalable Family Technical Overview","author":"Mulnix David","year":"2017","unstructured":"David Mulnix . 2017. Intel Xeon Processor Scalable Family Technical Overview . Intel Corporation ( 2017 ). David Mulnix. 2017. Intel Xeon Processor Scalable Family Technical Overview. Intel Corporation (2017)."},{"key":"e_1_3_2_1_84_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Mutlu Onur","year":"2017","unstructured":"Onur Mutlu . 2017 . The RowHammer problem and other issues we may face as memory becomes denser. In Design , Automation & Test in Europe Conference & Exhibition (DATE). Onur Mutlu. 2017. The RowHammer problem and other issues we may face as memory becomes denser. In Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.5555\/3386433"},{"key":"e_1_3_2_1_86_1","volume-title":"Sapphire Rapids: The Next-Generation Intel Xeon Scalable Processor. In IEEE International Solid-State Circuits Conference (ISSCC).","author":"Nassif Nevine","year":"2022","unstructured":"Nevine Nassif , Ashley O Munch , Carleton L Molnar , Gerald Pasdast , Sitaraman V Lyer , Zibing Yang , Oscar Mendoza , Mark Huddart , Srikrishnan Venkataraman , Sireesha Kandula , 2022 . Sapphire Rapids: The Next-Generation Intel Xeon Scalable Processor. In IEEE International Solid-State Circuits Conference (ISSCC). Nevine Nassif, Ashley O Munch, Carleton L Molnar, Gerald Pasdast, Sitaraman V Lyer, Zibing Yang, Oscar Mendoza, Mark Huddart, Srikrishnan Venkataraman, Sireesha Kandula, et al. 2022. Sapphire Rapids: The Next-Generation Intel Xeon Scalable Processor. In IEEE International Solid-State Circuits Conference (ISSCC)."},{"key":"e_1_3_2_1_87_1","unstructured":"J Norris. 201"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00030"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00077"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540747"},{"key":"e_1_3_2_1_93_1","volume-title":"Systematic Analysis of Randomization-based Protected Cache Architectures. In IEEE Symposium on Security and Privacy (S&P).","author":"Purnal Antoon","year":"2021","unstructured":"Antoon Purnal , Lukas Giner , Daniel Gruss , and Ingrid Verbauwhede . 2021 . Systematic Analysis of Randomization-based Protected Cache Architectures. In IEEE Symposium on Security and Privacy (S&P). Antoon Purnal, Lukas Giner, Daniel Gruss, and Ingrid Verbauwhede. 2021. Systematic Analysis of Randomization-based Protected Cache Architectures. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_94_1","unstructured":"Salman Qazi Yoongu Kim Nicolas Boichat Eric Shiu and Mattias Nissler. 2021. Introducing half-double: New hammering technique for dram rowhammer bug. Google Security Blog.  Salman Qazi Yoongu Kim Nicolas Boichat Eric Shiu and Mattias Nissler. 2021. Introducing half-double: New hammering technique for dram rowhammer bug. Google Security Blog."},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495576"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991127"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749246.2749256"},{"key":"e_1_3_2_1_100_1","volume-title":"IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Rao Jia","year":"2013","unstructured":"Jia Rao , Kun Wang , Xiaobo Zhou , and Cheng-Zhong Xu . 2013 . Optimizing virtual machine scheduling in NUMA multicore systems . In IEEE International Symposium on High Performance Computer Architecture (HPCA). Jia Rao, Kun Wang, Xiaobo Zhou, and Cheng-Zhong Xu. 2013. Optimizing virtual machine scheduling in NUMA multicore systems. In IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_101_1","volume-title":"USENIX Security Symposium (USENIX Security).","author":"Razavi Kaveh","year":"2016","unstructured":"Kaveh Razavi , Ben Gras , Erik Bosman , Bart Preneel , Cristiano Giuffrida , and Herbert Bos . 2016 . Flip feng shui: Hammering a needle in the software stack . In USENIX Security Symposium (USENIX Security). Kaveh Razavi, Ben Gras, Erik Bosman, Bart Preneel, Cristiano Giuffrida, and Herbert Bos. 2016. Flip feng shui: Hammering a needle in the software stack. In USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_102_1","unstructured":"TIRIAS Research. 2020. Second Generation AMD EPYC Processor Enhanced Cache and Memory Architecture.  TIRIAS Research. 2020. Second Generation AMD EPYC Processor Enhanced Cache and Memory Architecture."},{"key":"e_1_3_2_1_103_1","volume-title":"Memory access scheduling. ACM SIGARCH Computer Architecture News (CAN)","author":"Rixner Scott","year":"2000","unstructured":"Scott Rixner , William J Dally , Ujval J Kapasi , Peter Mattson , and John D Owens . 2000. Memory access scheduling. ACM SIGARCH Computer Architecture News (CAN) ( 2000 ). Scott Rixner, William J Dally, Ujval J Kapasi, Peter Mattson, and John D Owens. 2000. Memory access scheduling. ACM SIGARCH Computer Architecture News (CAN) (2000)."},{"key":"e_1_3_2_1_104_1","volume-title":"USENIX Security Symposium (USENIX Security).","author":"Saileshwar Gururaj","year":"2021","unstructured":"Gururaj Saileshwar and Moinuddin Qureshi . 2021 . MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design . In USENIX Security Symposium (USENIX Security). Gururaj Saileshwar and Moinuddin Qureshi. 2021. MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design. In USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"e_1_3_2_1_106_1","unstructured":"Ciro Santilli. 2020. PARSEC Benchmark . github.com\/cirosantilli\/parsecbenchmark\/.  Ciro Santilli. 2020. PARSEC Benchmark . github.com\/cirosantilli\/parsecbenchmark\/."},{"key":"e_1_3_2_1_107_1","volume-title":"The Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses. In International Reliability Physics Symposium (IRPS).","author":"Saroiu Stefan","year":"2022","unstructured":"Stefan Saroiu , AlecWolman, and Lucian Cojocar . 2022 . The Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses. In International Reliability Physics Symposium (IRPS). Stefan Saroiu, AlecWolman, and Lucian Cojocar. 2022. The Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses. In International Reliability Physics Symposium (IRPS)."},{"key":"e_1_3_2_1_108_1","volume-title":"Exploiting the DRAM Rowhammer bug to gain kernel privileges. Black Hat","author":"Seaborn Mark","year":"2015","unstructured":"Mark Seaborn and Thomas Dullien . 2015. Exploiting the DRAM Rowhammer bug to gain kernel privileges. Black Hat ( 2015 ). See also http:\/\/googleprojectzero.blogspot.co\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html. Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM Rowhammer bug to gain kernel privileges. Black Hat (2015). See also http:\/\/googleprojectzero.blogspot.co\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html."},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"e_1_3_2_1_110_1","volume-title":"An adaptive cache coherence protocol optimized for migratory sharing. ACM SIGARCH Computer Architecture News (CAN)","author":"Stenstr\u00f6m Per","year":"1993","unstructured":"Per Stenstr\u00f6m , Mats Brorsson , and Lars Sandberg . 1993. An adaptive cache coherence protocol optimized for migratory sharing. ACM SIGARCH Computer Architecture News (CAN) ( 1993 ). Per Stenstr\u00f6m, Mats Brorsson, and Lars Sandberg. 1993. An adaptive cache coherence protocol optimized for migratory sharing. ACM SIGARCH Computer Architecture News (CAN) (1993)."},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"e_1_3_2_1_112_1","volume-title":"SpecHammer: Combining Spectre and Rowhammer for New Speculative Attacks. In IEEE Symposium on Security and Privacy (S&P).","author":"Tobah Youssef","year":"2022","unstructured":"Youssef Tobah , Andrew Kwong , Ingab Kang , Daniel Genkin , and Kang G Shin . 2022 . SpecHammer: Combining Spectre and Rowhammer for New Speculative Attacks. In IEEE Symposium on Security and Privacy (S&P). Youssef Tobah, Andrew Kwong, Ingab Kang, Daniel Genkin, and Kang G Shin. 2022. SpecHammer: Combining Spectre and Rowhammer for New Speculative Attacks. In IEEE Symposium on Security and Privacy (S&P)."},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"e_1_3_2_1_115_1","volume-title":"ACM\/IEEE International Symposium on Microarchitecture (MICRO).","author":"Wang Y.","unstructured":"Y. Wang , L. Orosa , X. Peng , Y. Guo , S. Ghose , M. Patel , J. S. Kim , J. G. Luna , M. Sadrosadati , N. M. Ghiasi , and O. Mutlu . 2020. FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching . In ACM\/IEEE International Symposium on Microarchitecture (MICRO). Y. Wang, L. Orosa, X. Peng, Y. Guo, S. Ghose, M. Patel, J. S. Kim, J. G. Luna, M. Sadrosadati, N. M. Ghiasi, and O. Mutlu. 2020. FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching. In ACM\/IEEE International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_116_1","volume-title":"USENIX Security Symposium (USENIX Security).","author":"Werner Mario","year":"2019","unstructured":"Mario Werner , Thomas Unterluggauer , Lukas Giner , Michael Schwarz , Daniel Gruss , and Stefan Mangard . 2019 . Scattercache: Thwarting cache attacks via cache set randomization . In USENIX Security Symposium (USENIX Security). Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. Scattercache: Thwarting cache attacks via cache set randomization. In USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_117_1","volume-title":"Jaswinder Pal Singh, and Anoop Gupta","author":"Woo Steven Cameron","year":"1995","unstructured":"Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh, and Anoop Gupta . 1995 . The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH Computer Architecture News (CAN) ( 1995). Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH Computer Architecture News (CAN) (1995)."},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304039"},{"key":"e_1_3_2_1_119_1","volume-title":"USENIX Security Symposium (USENIX Security).","author":"Xiao Yuan","year":"2016","unstructured":"Yuan Xiao , Xiaokuan Zhang , Yinqian Zhang , and Radu Teodorescu . 2016 . One bit flips, one cloud flops: Cross-VM row hammer attacks and privilege escalation . In USENIX Security Symposium (USENIX Security). Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu. 2016. One bit flips, one cloud flops: Cross-VM row hammer attacks and privilege escalation. In USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317866"},{"key":"e_1_3_2_1_123_1","volume-title":"A multicore benchmark suite with network stacks and SPLASH-2X. ACM SIGARCH Computer Architecture News (CAN)","author":"Zhan Xusheng","year":"2017","unstructured":"Xusheng Zhan , Yungang Bao , Christian Bienia , and Kai Li. 2017. PARSEC 3.0 : A multicore benchmark suite with network stacks and SPLASH-2X. ACM SIGARCH Computer Architecture News (CAN) ( 2017 ). Xusheng Zhan, Yungang Bao, Christian Bienia, and Kai Li. 2017. PARSEC 3.0: A multicore benchmark suite with network stacks and SPLASH-2X. ACM SIGARCH Computer Architecture News (CAN) (2017)."}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527427","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527427","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:53Z","timestamp":1750191533000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527427"}},"subtitle":["preventing coherence-induced hammering in commodity workloads"],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":121,"alternative-id":["10.1145\/3470496.3527427","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527427","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}