{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T01:09:38Z","timestamp":1773277778542,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":151,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA"},{"name":"Intel Labs"},{"name":"Applications Driving Architectures (ADA) Research Center"},{"name":"SRC"},{"name":"NSF","award":["1942754, 2010810, CCF-1912617, CNS-1938064"],"award-info":[{"award-number":["1942754, 2010810, CCF-1912617, CNS-1938064"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527430","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"742-756","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Thermometer"],"prefix":"10.1145","author":[{"given":"Shixin","family":"Song","sequence":"first","affiliation":[{"name":"University of Michigan"}]},{"given":"Tanvir Ahmed","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Michigan"}]},{"given":"Sara Mahdizadeh","family":"Shahri","sequence":"additional","affiliation":[{"name":"University of Michigan"}]},{"given":"Akshitha","family":"Sriraman","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Niranjan K","family":"Soundararajan","sequence":"additional","affiliation":[{"name":"Intel Corporation, India"}]},{"given":"Sreenivas","family":"Subramoney","sequence":"additional","affiliation":[{"name":"Intel Corporation, India"}]},{"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]},{"given":"Heiner","family":"Litz","sequence":"additional","affiliation":[{"name":"University of California"}]},{"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Michigan"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Adding processor trace support to linux \" https:\/\/lwn.net\/Articles\/648154\/.  \"Adding processor trace support to linux \" https:\/\/lwn.net\/Articles\/648154\/."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Apache cassandra \" http:\/\/cassandra.apache.org\/.  \"Apache cassandra \" http:\/\/cassandra.apache.org\/."},{"key":"e_1_3_2_1_3_1","unstructured":"\"Apache kafka \" https:\/\/kafka.apache.org\/powered-by.  \"Apache kafka \" https:\/\/kafka.apache.org\/powered-by."},{"key":"e_1_3_2_1_4_1","unstructured":"\"Apache tomcat \" https:\/\/tomcat.apache.org\/.  \"Apache tomcat \" https:\/\/tomcat.apache.org\/."},{"key":"e_1_3_2_1_5_1","unstructured":"\"Champsim \" https:\/\/github.com\/ChampSim\/ChampSim.  \"Champsim \" https:\/\/github.com\/ChampSim\/ChampSim."},{"key":"e_1_3_2_1_6_1","unstructured":"\"Clang c language family frontend for llvm \" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/clang.llvm.org\/  \"Clang c language family frontend for llvm \" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/clang.llvm.org\/"},{"key":"e_1_3_2_1_7_1","volume-title":"Rocket chip generator,\" [Online","year":"2021","unstructured":"\"Github - chipsalliance\/rocket-chip : Rocket chip generator,\" [Online ; accessed 19- Nov- 2021 ]. [Online]. Available: https:\/\/github.com\/chipsalliance\/rocket-chip \"Github - chipsalliance\/rocket-chip: Rocket chip generator,\" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/github.com\/chipsalliance\/rocket-chip"},{"key":"e_1_3_2_1_8_1","unstructured":"\"An introduction to last branch records \" https:\/\/lwn.net\/Articles\/680985\/.  \"An introduction to last branch records \" https:\/\/lwn.net\/Articles\/680985\/."},{"key":"e_1_3_2_1_9_1","volume-title":"Documentation: 14: pgbench,\" [Online","year":"2021","unstructured":"\"Postgresql : Documentation: 14: pgbench,\" [Online ; accessed 19- Nov- 2021 ]. [Online]. Available: https:\/\/www.postgresql.org\/docs\/current\/pgbench.html \"Postgresql: Documentation: 14: pgbench,\" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/www.postgresql.org\/docs\/current\/pgbench.html"},{"key":"e_1_3_2_1_10_1","volume-title":"The world's most advanced open source database,\" [Online","year":"2021","unstructured":"\"Postgresql : The world's most advanced open source database,\" [Online ; accessed 19- Nov- 2021 ]. [Online]. Available: https:\/\/www.postgresql.org\/ \"Postgresql: The world's most advanced open source database,\" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/www.postgresql.org\/"},{"key":"e_1_3_2_1_11_1","unstructured":"\"The python performance benchmark suite \" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/pyperformance.readthedocs.io\/  \"The python performance benchmark suite \" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/pyperformance.readthedocs.io\/"},{"key":"e_1_3_2_1_12_1","unstructured":"\"Twitter finagle \" https:\/\/twitter.github.io\/finagle\/.  \"Twitter finagle \" https:\/\/twitter.github.io\/finagle\/."},{"key":"e_1_3_2_1_13_1","unstructured":"\"Verilator \" https:\/\/www.veripool.org\/wiki\/verilator.  \"Verilator \" https:\/\/www.veripool.org\/wiki\/verilator."},{"key":"e_1_3_2_1_14_1","unstructured":"\"Welcome to python.org \" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/www.python.org\/  \"Welcome to python.org \" [Online; accessed 19-Nov-2021]. [Online]. Available: https:\/\/www.python.org\/"},{"key":"e_1_3_2_1_15_1","unstructured":"\"Championship branch prediction \" https:\/\/jilp.org\/cbp2016\/ 2016.  \"Championship branch prediction \" https:\/\/jilp.org\/cbp2016\/ 2016."},{"key":"e_1_3_2_1_16_1","volume-title":"Scripts for benchmarking various php implementations when running open source software,\" https:\/\/github.com\/facebookarchive\/oss-performance","year":"2019","unstructured":"\"facebookarchive\/oss-performance : Scripts for benchmarking various php implementations when running open source software,\" https:\/\/github.com\/facebookarchive\/oss-performance , 2019 , ( Online ; last accessed 15-November-2019). \"facebookarchive\/oss-performance: Scripts for benchmarking various php implementations when running open source software,\" https:\/\/github.com\/facebookarchive\/oss-performance, 2019, (Online; last accessed 15-November-2019)."},{"key":"e_1_3_2_1_17_1","unstructured":"\"The 1st instruction prefetching championship \" https:\/\/research.ece.ncsu.edu\/ipc\/ 2020.  \"The 1st instruction prefetching championship \" https:\/\/research.ece.ncsu.edu\/ipc\/ 2020."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061271"},{"key":"e_1_3_2_1_19_1","first-page":"777","volume-title":"The hiphop virtual machine,\" in Proceedings of the 2014 ACM International Conference on Object Oriented Programming Systems Languages & Applications","author":"Adams K.","year":"2014","unstructured":"K. Adams , J. Evans , B. Maher , G. Ottoni , A. Paroski , B. Simmers , E. Smith , and O. Yamauchi , \" The hiphop virtual machine,\" in Proceedings of the 2014 ACM International Conference on Object Oriented Programming Systems Languages & Applications , 2014 , pp. 777 -- 790 . K. Adams, J. Evans, B. Maher, G. Ottoni, A. Paroski, B. Simmers, E. Smith, and O. Yamauchi, \"The hiphop virtual machine,\" in Proceedings of the 2014 ACM International Conference on Object Oriented Programming Systems Languages & Applications, 2014, pp. 777--790."},{"key":"e_1_3_2_1_20_1","first-page":"519","volume-title":"IEEE","author":"Ajorpaz S. M.","year":"2018","unstructured":"S. M. Ajorpaz , E. Garza , S. Jindal , and D. A. Jim\u00e9nez , \" Exploring predictive replacement policies for instruction cache and branch target buffer,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA) . IEEE , 2018 , pp. 519 -- 532 . S. M. Ajorpaz, E. Garza, S. Jindal, and D. A. Jim\u00e9nez, \"Exploring predictive replacement policies for instruction cache and branch target buffer,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2018, pp. 519--532."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303970"},{"key":"e_1_3_2_1_22_1","volume-title":"Mana: Microarchitecting an instruction prefetcher,\" The First Instruction Prefetching Championship","author":"Ansari A.","year":"2020","unstructured":"A. Ansari , F. Golshan , P. Lotfi-Kamran , and H. Sarbazi-Azad , \" Mana: Microarchitecting an instruction prefetcher,\" The First Instruction Prefetching Championship , 2020 . A. Ansari, F. Golshan, P. Lotfi-Kamran, and H. Sarbazi-Azad, \"Mana: Microarchitecting an instruction prefetcher,\" The First Instruction Prefetching Championship, 2020."},{"key":"e_1_3_2_1_23_1","volume-title":"Divide and conquer frontend bottleneck,\" in Proceedings of the 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Ansari A.","year":"2020","unstructured":"A. Ansari , P. Lotfi-Kamran , and H. Sarbazi-Azad , \" Divide and conquer frontend bottleneck,\" in Proceedings of the 47th Annual International Symposium on Computer Architecture (ISCA) , 2020 . A. Ansari, P. Lotfi-Kamran, and H. Sarbazi-Azad, \"Divide and conquer frontend bottleneck,\" in Proceedings of the 47th Annual International Symposium on Computer Architecture (ISCA), 2020."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3109945"},{"key":"e_1_3_2_1_25_1","first-page":"643","volume-title":"IEEE","author":"Ayers G.","year":"2018","unstructured":"G. Ayers , J. H. Ahn , C. Kozyrakis , and P. Ranganathan , \" Memory hierarchy for web search,\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) . IEEE , 2018 , pp. 643 -- 656 . G. Ayers, J. H. Ahn, C. Kozyrakis, and P. Ranganathan, \"Memory hierarchy for web search,\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2018, pp. 643--656."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322234"},{"key":"e_1_3_2_1_28_1","first-page":"64","volume-title":"IEEE","author":"Beckmann N.","year":"2015","unstructured":"N. Beckmann and D. Sanchez , \" Talus: A simple way to remove cliffs in cache performance,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA) . IEEE , 2015 , pp. 64 -- 75 . N. Beckmann and D. Sanchez, \"Talus: A simple way to remove cliffs in cache performance,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2015, pp. 64--75."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.181.0002"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"S. M. Blackburn R. Garner C. Hoffmann A. M. Khang K. S. McKinley R. Bentzur A. Diwan D. Feinberg D. Frampton S. Z. Guyer et al. \"The dacapo benchmarks: Java benchmarking development and analysis \" in Proceedings of the 21st annual ACM SIGPLAN conference on Object-oriented programming systems languages and applications 2006 pp. 169--190.  S. M. Blackburn R. Garner C. Hoffmann A. M. Khang K. S. McKinley R. Bentzur A. Diwan D. Feinberg D. Frampton S. Z. Guyer et al. \"The dacapo benchmarks: Java benchmarking development and analysis \" in Proceedings of the 21st annual ACM SIGPLAN conference on Object-oriented programming systems languages and applications 2006 pp. 169--190.","DOI":"10.1145\/1167473.1167488"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.23"},{"key":"e_1_3_2_1_33_1","volume-title":"Autofdo: Automatic feedback-directed optimization for warehouse-scale applications,\" in CGO","author":"Chen D.","year":"2016","unstructured":"D. Chen , T. Moseley , and D. X. Li , \" Autofdo: Automatic feedback-directed optimization for warehouse-scale applications,\" in CGO , 2016 . D. Chen, T. Moseley, and D. X. Li, \"Autofdo: Automatic feedback-directed optimization for warehouse-scale applications,\" in CGO, 2016."},{"key":"e_1_3_2_1_34_1","first-page":"80","volume-title":"MICRO 29","author":"Cohn R.","year":"1996","unstructured":"R. Cohn and P. G. Lowney , \" Hot cold optimization of large windows\/nt applications,\" in Proceedings of the 29th Annual IEEE\/ACM International Symposium on Microarchitecture . MICRO 29 . IEEE, 1996 , pp. 80 -- 89 . R. Cohn and P. G. Lowney, \"Hot cold optimization of large windows\/nt applications,\" in Proceedings of the 29th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO 29. IEEE, 1996, pp. 80--89."},{"key":"e_1_3_2_1_35_1","unstructured":"T. P. P. Council \"Tpc-c \" [Online; accessed 19-Nov-2021]. [Online]. Available: http:\/\/www.tpc.org\/tpcc\/  T. P. P. Council \"Tpc-c \" [Online; accessed 19-Nov-2021]. [Online]. Available: http:\/\/www.tpc.org\/tpcc\/"},{"key":"e_1_3_2_1_36_1","first-page":"17","volume-title":"{REPT}: Reverse debugging of failures in deployed software,\" in 13th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 18)","author":"Cui W.","year":"2018","unstructured":"W. Cui , X. Ge , B. Kasikci , B. Niu , U. Sharma , R. Wang , and I. Yun , \" {REPT}: Reverse debugging of failures in deployed software,\" in 13th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 18) , 2018 , pp. 17 -- 32 . W. Cui, X. Ge, B. Kasikci, B. Niu, U. Sharma, R. Wang, and I. Yun, \"{REPT}: Reverse debugging of failures in deployed software,\" in 13th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 18), 2018, pp. 17--32."},{"key":"e_1_3_2_1_37_1","first-page":"245","volume-title":"Predicting whole-program locality through reuse distance analysis,\" in Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation","author":"Ding C.","year":"2003","unstructured":"C. Ding and Y. Zhong , \" Predicting whole-program locality through reuse distance analysis,\" in Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation , 2003 , pp. 245 -- 257 . C. Ding and Y. Zhong, \"Predicting whole-program locality through reuse distance analysis,\" in Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, 2003, pp. 245--257."},{"key":"e_1_3_2_1_38_1","first-page":"389","volume-title":"IEEE","author":"Duong N.","year":"2012","unstructured":"N. Duong , D. Zhao , T. Kim , R. Cammarota , M. Valero , and A. V. Veidenbaum , \" Improving cache management policies using dynamic reuse distances,\" in 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture . IEEE , 2012 , pp. 389 -- 400 . N. Duong, D. Zhao, T. Kim, R. Cammarota, M. Valero, and A. V. Veidenbaum, \"Improving cache management policies using dynamic reuse distances,\" in 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 2012, pp. 389--400."},{"key":"e_1_3_2_1_39_1","unstructured":"W. Erquinigo D. Carrillo-Cisneros and A. Tang \"Reverse debugging at scale \" https:\/\/engineering.fb.com\/2021\/04\/27\/developer-tools\/reverse-debugging\/.  W. Erquinigo D. Carrillo-Cisneros and A. Tang \"Reverse debugging at scale \" https:\/\/engineering.fb.com\/2021\/04\/27\/developer-tools\/reverse-debugging\/."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.628399"},{"key":"e_1_3_2_1_41_1","first-page":"180","volume-title":"IEEE","author":"Faldu P.","year":"2017","unstructured":"P. Faldu and B. Grot , \" Leeway: Addressing variability in dead-block prediction for last-level caches,\" in 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) . IEEE , 2017 , pp. 180 -- 193 . P. Faldu and B. Grot, \"Leeway: Addressing variability in dead-block prediction for last-level caches,\" in 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE, 2017, pp. 180--193."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150982"},{"key":"e_1_3_2_1_43_1","volume-title":"Proactive instruction fetch,\" in International Symposium on Microarchitecture","author":"Ferdman M.","year":"2011","unstructured":"M. Ferdman , C. Kaynak , and B. Falsafi , \" Proactive instruction fetch,\" in International Symposium on Microarchitecture , 2011 . M. Ferdman, C. Kaynak, and B. Falsafi, \"Proactive instruction fetch,\" in International Symposium on Microarchitecture, 2011."},{"key":"e_1_3_2_1_44_1","volume-title":"Temporal instruction fetch streaming,\" in International Symposium on Microarchitecture","author":"Ferdman M.","year":"2008","unstructured":"M. Ferdman , T. F. Wenisch , A. Ailamaki , B. Falsafi , and A. Moshovos , \" Temporal instruction fetch streaming,\" in International Symposium on Microarchitecture , 2008 . M. Ferdman, T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos, \"Temporal instruction fetch streaming,\" in International Symposium on Microarchitecture, 2008."},{"key":"e_1_3_2_1_45_1","volume-title":"A dueling segmented lru replacement algorithm with adaptive bypassing,\" in JWAC 2010-1st JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship","author":"Gao H.","year":"2010","unstructured":"H. Gao and C. Wilkerson , \" A dueling segmented lru replacement algorithm with adaptive bypassing,\" in JWAC 2010-1st JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship , 2010 . H. Gao and C. Wilkerson, \"A dueling segmented lru replacement algorithm with adaptive bypassing,\" in JWAC 2010-1st JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship, 2010."},{"key":"e_1_3_2_1_46_1","unstructured":"N. Gober G. Chacon D. Jim\u00e9nez and P. V. Gratz \"The temporal ancestry prefetcher.\"  N. Gober G. Chacon D. Jim\u00e9nez and P. V. Gratz \"The temporal ancestry prefetcher.\""},{"key":"e_1_3_2_1_47_1","volume-title":"Profile guided optimizing large scale llvm-based relinker,\" https:\/\/github.com\/google\/llvm-propeller","year":"2020","unstructured":"Google, \"Propeller : Profile guided optimizing large scale llvm-based relinker,\" https:\/\/github.com\/google\/llvm-propeller , 2020 . Google, \"Propeller: Profile guided optimizing large scale llvm-based relinker,\" https:\/\/github.com\/google\/llvm-propeller, 2020."},{"key":"e_1_3_2_1_48_1","unstructured":"D. A. J. P. V. Gratz and G. C. N. Gober \"Barca: Branch agnostic region searching algorithm.\"  D. A. J. P. V. Gratz and G. C. N. Gober \"Barca: Branch agnostic region searching algorithm.\""},{"key":"e_1_3_2_1_49_1","first-page":"40","volume-title":"IEEE","author":"Grayson B.","year":"2020","unstructured":"B. Grayson , J. Rupley , G. Z. Zuraski , E. Quinnell , D. A. Jim\u00e9nez , T. Nakra , P. Kitchin , R. Hensley , E. Brekelbaum , V. Sinha et al., \"Evolution of the samsung exynos cpu microarchitecture,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) . IEEE , 2020 , pp. 40 -- 51 . B. Grayson, J. Rupley, G. Z. Zuraski, E. Quinnell, D. A. Jim\u00e9nez, T. Nakra, P. Kitchin, R. Hensley, E. Brekelbaum, V. Sinha et al., \"Evolution of the samsung exynos cpu microarchitecture,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2020, pp. 40--51."},{"key":"e_1_3_2_1_50_1","volume-title":"Part","author":"Guide P.","unstructured":"P. Guide , \"Intel\u00ae 64 and ia-32 architectures software developer's manual,\" Volume 3B : System programming Guide , Part , vol. 2 , no. 11, 2011. P. Guide, \"Intel\u00ae 64 and ia-32 architectures software developer's manual,\" Volume 3B: System programming Guide, Part, vol. 2, no. 11, 2011."},{"key":"e_1_3_2_1_51_1","unstructured":"V. Gupta N. S. Kalani and B. Panda \"Run-jump-run: Bouquet of instruction pointer jumpers for high performance instruction prefetching.\"  V. Gupta N. S. Kalani and B. Panda \"Run-jump-run: Bouquet of instruction pointer jumpers for high performance instruction prefetching.\""},{"key":"e_1_3_2_1_52_1","volume-title":"Steps towards cache-resident transaction processing,\" in International conference on Very large data bases","author":"Harizopoulos S.","year":"2004","unstructured":"S. Harizopoulos and A. Ailamaki , \" Steps towards cache-resident transaction processing,\" in International conference on Very large data bases , 2004 . S. Harizopoulos and A. Ailamaki, \"Steps towards cache-resident transaction processing,\" in International conference on Very large data bases, 2004."},{"key":"e_1_3_2_1_53_1","unstructured":"I. Harshard Sane Principle Software Engineer \"Active benchmarking for better performance predictions \" https:\/\/www.intel.com\/content\/dam\/www\/central-libraries\/us\/en\/documents\/dpm-workloads-explainer-tech-brief.pdf.  I. Harshard Sane Principle Software Engineer \"Active benchmarking for better performance predictions \" https:\/\/www.intel.com\/content\/dam\/www\/central-libraries\/us\/en\/documents\/dpm-workloads-explainer-tech-brief.pdf."},{"key":"e_1_3_2_1_54_1","volume-title":"Learning memory access patterns,\" arXiv preprint arXiv:1803.02329","author":"Hashemi M.","year":"2018","unstructured":"M. Hashemi , K. Swersky , J. A. Smith , G. Ayers , H. Litz , J. Chang , C. Kozyrakis , and P. Ranganathan , \" Learning memory access patterns,\" arXiv preprint arXiv:1803.02329 , 2018 . M. Hashemi, K. Swersky, J. A. Smith, G. Ayers, H. Litz, J. Chang, C. Kozyrakis, and P. Ranganathan, \"Learning memory access patterns,\" arXiv preprint arXiv:1803.02329, 2018."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/3555147"},{"key":"e_1_3_2_1_56_1","first-page":"209","volume-title":"IEEE","author":"Hu Z.","year":"2002","unstructured":"Z. Hu , S. Kaxiras , and M. Martonosi , \" Timekeeping in the memory system: predicting and optimizing memory behavior,\" in Proceedings 29th Annual International Symposium on Computer Architecture . IEEE , 2002 , pp. 209 -- 220 . Z. Hu, S. Kaxiras, and M. Martonosi, \"Timekeeping in the memory system: predicting and optimizing memory behavior,\" in Proceedings 29th Annual International Symposium on Computer Architecture. IEEE, 2002, pp. 209--220."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3035068"},{"key":"e_1_3_2_1_58_1","volume-title":"Re-establishing fetch-directed instruction prefetching: An industry perspective,\" IEEE International Symposium on Performance Analysis of Systems and Software","author":"Ishii Y.","year":"2021","unstructured":"Y. Ishii , J. Lee , K. Nathella , and D. Sunwoo , \" Re-establishing fetch-directed instruction prefetching: An industry perspective,\" IEEE International Symposium on Performance Analysis of Systems and Software , 2021 . Y. Ishii, J. Lee, K. Nathella, and D. Sunwoo, \"Re-establishing fetch-directed instruction prefetching: An industry perspective,\" IEEE International Symposium on Performance Analysis of Systems and Software, 2021."},{"key":"e_1_3_2_1_59_1","first-page":"14","volume-title":"IEEE","author":"Jacobson Q.","year":"1997","unstructured":"Q. Jacobson , E. Rotenberg , and J. E. Smith , \" Path-based next trace prediction,\" in Proceedings of 30th Annual International Symposium on Microarchitecture . IEEE , 1997 , pp. 14 -- 23 . Q. Jacobson, E. Rotenberg, and J. E. Smith, \"Path-based next trace prediction,\" in Proceedings of 30th Annual International Symposium on Microarchitecture. IEEE, 1997, pp. 14--23."},{"key":"e_1_3_2_1_60_1","first-page":"78","volume-title":"IEEE","author":"Jain A.","year":"2016","unstructured":"A. Jain and C. Lin , \" Back to the future: leveraging belady's algorithm for improvedcache replacement,\" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) . IEEE , 2016 , pp. 78 -- 89 . A. Jain and C. Lin, \"Back to the future: leveraging belady's algorithm for improvedcache replacement,\" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). IEEE, 2016, pp. 78--89."},{"key":"e_1_3_2_1_61_1","first-page":"110","volume-title":"IEEE","author":"Jain A.","year":"2018","unstructured":"A. Jain and C. Lin , \" Rethinking belady's algorithm to accommodate prefetching,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA) . IEEE , 2018 , pp. 110 -- 123 . A. Jain and C. Lin, \"Rethinking belady's algorithm to accommodate prefetching,\" in 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2018, pp. 110--123."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3492321.3519583"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"crossref","unstructured":"D. A. Jim\u00e9nez \"Insertion and promotion for tree-based pseudolru last-level caches \" in Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture 2013 pp. 284--296.  D. A. Jim\u00e9nez \"Insertion and promotion for tree-based pseudolru last-level caches \" in Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture 2013 pp. 284--296.","DOI":"10.1145\/2540708.2540733"},{"key":"e_1_3_2_1_65_1","first-page":"67","volume-title":"The impact of delay on the design of branch predictors,\" in Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture","author":"Jim\u00e9nez D. A.","year":"2000","unstructured":"D. A. Jim\u00e9nez , S. W. Keckler , and C. Lin , \" The impact of delay on the design of branch predictors,\" in Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture , 2000 , pp. 67 -- 76 . D. A. Jim\u00e9nez, S. W. Keckler, and C. Lin, \"The impact of delay on the design of branch predictors,\" in Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture, 2000, pp. 67--76."},{"key":"e_1_3_2_1_66_1","first-page":"436","volume-title":"IEEE","author":"Jim\u00e9nez D. A.","year":"2017","unstructured":"D. A. Jim\u00e9nez and E. Teran , \" Multiperspective reuse prediction,\" in 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) . IEEE , 2017 , pp. 436 -- 448 . D. A. Jim\u00e9nez and E. Teran, \"Multiperspective reuse prediction,\" in 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2017, pp. 436--448."},{"key":"e_1_3_2_1_67_1","volume-title":"Profiling a warehouse-scale computer,\" in Proceedings of the 42nd ISCA","author":"Kanev S.","year":"2015","unstructured":"S. Kanev , J. P. Darago , K. Hazelwood , P. Ranganathan , T. Moseley , G.-Y. Wei , and D. Brooks , \" Profiling a warehouse-scale computer,\" in Proceedings of the 42nd ISCA , 2015 . S. Kanev, J. P. Darago, K. Hazelwood, P. Ranganathan, T. Moseley, G.-Y. Wei, and D. Brooks, \"Profiling a warehouse-scale computer,\" in Proceedings of the 42nd ISCA, 2015."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.268884"},{"key":"e_1_3_2_1_69_1","first-page":"582","volume-title":"Lazy diagnosis of in-production concurrency bugs,\" in Proceedings of the 26th Symposium on Operating Systems Principles","author":"Kasikci B.","year":"2017","unstructured":"B. Kasikci , W. Cui , X. Ge , and B. Niu , \" Lazy diagnosis of in-production concurrency bugs,\" in Proceedings of the 26th Symposium on Operating Systems Principles , 2017 , pp. 582 -- 598 . B. Kasikci, W. Cui, X. Ge, and B. Niu, \"Lazy diagnosis of in-production concurrency bugs,\" in Proceedings of the 26th Symposium on Operating Systems Principles, 2017, pp. 582--598."},{"key":"e_1_3_2_1_70_1","first-page":"5","article-title":"Failure sketches: A better way to debug,\" ser","author":"Kasikci B.","year":"2015","unstructured":"B. Kasikci , C. Pereira , G. Pokam , B. Schubert , M. Musuvathi , and G. Candea , \" Failure sketches: A better way to debug,\" ser . Hot Topics in Operating Systems , 2015 , p. 5 . B. Kasikci, C. Pereira, G. Pokam, B. Schubert, M. Musuvathi, and G. Candea, \"Failure sketches: A better way to debug,\" ser. Hot Topics in Operating Systems, 2015, p. 5.","journal-title":"Hot Topics in Operating Systems"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815412"},{"key":"e_1_3_2_1_72_1","volume-title":"Shift: Shared history instruction fetch for lean-core server processors,\" in International Symposium on Microarchitecture","author":"Kaynak C.","year":"2013","unstructured":"C. Kaynak , B. Grot , and B. Falsafi , \" Shift: Shared history instruction fetch for lean-core server processors,\" in International Symposium on Microarchitecture , 2013 . C. Kaynak, B. Grot, and B. Falsafi, \"Shift: Shared history instruction fetch for lean-core server processors,\" in International Symposium on Microarchitecture, 2013."},{"key":"e_1_3_2_1_73_1","first-page":"166","volume-title":"Confluence: unified instruction supply for scale-out servers,\" in Proceedings of the 48th International Symposium on Microarchitecture","author":"Kaynak C.","year":"2015","unstructured":"C. Kaynak , B. Grot , and B. Falsafi , \" Confluence: unified instruction supply for scale-out servers,\" in Proceedings of the 48th International Symposium on Microarchitecture , 2015 , pp. 166 -- 177 . C. Kaynak, B. Grot, and B. Falsafi, \"Confluence: unified instruction supply for scale-out servers,\" in Proceedings of the 48th International Symposium on Microarchitecture, 2015, pp. 166--177."},{"key":"e_1_3_2_1_74_1","first-page":"175","volume-title":"IEEE","author":"Khan S. M.","year":"2010","unstructured":"S. M. Khan , Y. Tian , and D. A. Jimenez , \" Sampling dead block prediction for last-level caches,\" in 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture . IEEE , 2010 , pp. 175 -- 186 . S. M. Khan, Y. Tian, and D. A. Jimenez, \"Sampling dead block prediction for last-level caches,\" in 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 2010, pp. 175--186."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"crossref","first-page":"816","DOI":"10.1145\/3466752.3480124","volume-title":"Twig: Profile-guided btb prefetching for data center applications,\" in MICRO-54:  54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Khan T. A.","year":"2021","unstructured":"T. A. Khan , N. Brown , A. Sriraman , N. K. Soundararajan , R. Kumar , J. Devietti , S. Subramoney , G. A. Pokam , H. Litz , and B. Kasikci , \" Twig: Profile-guided btb prefetching for data center applications,\" in MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture , 2021 , pp. 816 -- 829 . T. A. Khan, N. Brown, A. Sriraman, N. K. Soundararajan, R. Kumar, J. Devietti, S. Subramoney, G. A. Pokam, H. Litz, and B. Kasikci, \"Twig: Profile-guided btb prefetching for data center applications,\" in MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture, 2021, pp. 816--829."},{"key":"e_1_3_2_1_76_1","first-page":"163","volume-title":"Dmon: Efficient detection and correction of data locality problems using selective profiling,\" in 15th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 21)","author":"Khan T. A.","year":"2021","unstructured":"T. A. Khan , I. Neal , G. Pokam , B. Mozafari , and B. Kasikci , \" Dmon: Efficient detection and correction of data locality problems using selective profiling,\" in 15th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 21) , 2021 , pp. 163 -- 181 . T. A. Khan, I. Neal, G. Pokam, B. Mozafari, and B. Kasikci, \"Dmon: Efficient detection and correction of data locality problems using selective profiling,\" in 15th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 21), 2021, pp. 163--181."},{"key":"e_1_3_2_1_77_1","first-page":"146","volume-title":"IEEE","author":"Khan T. A.","year":"2020","unstructured":"T. A. Khan , A. Sriraman , J. Devietti , G. Pokam , H. Litz , and B. Kasikci , \" I-spy: Context-driven conditional instruction prefetching with coalescing,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) . IEEE , 2020 , pp. 146 -- 159 . T. A. Khan, A. Sriraman, J. Devietti, G. Pokam, H. Litz, and B. Kasikci, \"I-spy: Context-driven conditional instruction prefetching with coalescing,\" in 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2020, pp. 146--159."},{"key":"e_1_3_2_1_78_1","volume-title":"ISCA 2021","author":"Khan T. A.","year":"2021","unstructured":"T. A. Khan , D. Zhang , A. Sriraman , J. Devietti , G. Pokam , H. Litz , and B. Kasikci , \" Ripple: Profile-guided instruction cache replacement for data center applications,\" in Proceedings (to appear) of the 48th International Symposium on Computer Architecture (ISCA), ser . ISCA 2021 , Jun. 2021 . T. A. Khan, D. Zhang, A. Sriraman, J. Devietti, G. Pokam, H. Litz, and B. Kasikci, \"Ripple: Profile-guided instruction cache replacement for data center applications,\" in Proceedings (to appear) of the 48th International Symposium on Computer Architecture (ISCA), ser. ISCA 2021, Jun. 2021."},{"key":"e_1_3_2_1_79_1","first-page":"453","volume-title":"Huron: hybrid false sharing detection and repair,\" in Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation","author":"Khan T. A.","year":"2019","unstructured":"T. A. Khan , Y. Zhao , G. Pokam , B. Mozafari , and B. Kasikci , \" Huron: hybrid false sharing detection and repair,\" in Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation , 2019 , pp. 453 -- 468 . T. A. Khan, Y. Zhao, G. Pokam, B. Mozafari, and B. Kasikci, \"Huron: hybrid false sharing detection and repair,\" in Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation, 2019, pp. 453--468."},{"key":"e_1_3_2_1_80_1","first-page":"61","volume-title":"IEEE","author":"Kharbutli M.","year":"2005","unstructured":"M. Kharbutli and Y. Solihin , \" Counter-based cache replacement algorithms,\" in 2005 International Conference on Computer Design . IEEE , 2005 , pp. 61 -- 68 . M. Kharbutli and Y. Solihin, \"Counter-based cache replacement algorithms,\" in 2005 International Conference on Computer Design. IEEE, 2005, pp. 61--68."},{"key":"e_1_3_2_1_81_1","volume-title":"A cost-effective branch target buffer with a two-level table organization,\" in Proceedings of the 2nd International Symposium of Low-Power and High-Speed Chips (COOL Chips II)","author":"Kobayashi R.","year":"1999","unstructured":"R. Kobayashi , Y. Yamada , H. Ando , and T. Shimada , \" A cost-effective branch target buffer with a two-level table organization,\" in Proceedings of the 2nd International Symposium of Low-Power and High-Speed Chips (COOL Chips II) , 1999 . R. Kobayashi, Y. Yamada, H. Ando, and T. Shimada, \"A cost-effective branch target buffer with a two-level table organization,\" in Proceedings of the 2nd International Symposium of Low-Power and High-Speed Chips (COOL Chips II), 1999."},{"key":"e_1_3_2_1_82_1","first-page":"260","volume-title":"IEEE","author":"Kolli A.","year":"2013","unstructured":"A. Kolli , A. Saidi , and T. F. Wenisch , \" Rdip: return-address-stack directed instruction prefetching,\" in 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) . IEEE , 2013 , pp. 260 -- 271 . A. Kolli, A. Saidi, and T. F. Wenisch, \"Rdip: return-address-stack directed instruction prefetching,\" in 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2013, pp. 260--271."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173178"},{"key":"e_1_3_2_1_84_1","first-page":"493","volume-title":"IEEE","author":"Kumar R.","year":"2017","unstructured":"R. Kumar , C.-C. Huang , B. Grot , and V. Nagarajan , \" Boomerang: A metadata-free architecture for control flow delivery,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) . IEEE , 2017 , pp. 493 -- 504 . R. Kumar, C.-C. Huang, B. Grot, and V. Nagarajan, \"Boomerang: A metadata-free architecture for control flow delivery,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 2017, pp. 493--504."},{"key":"e_1_3_2_1_85_1","first-page":"75","volume-title":"CGO 2004","author":"Lattner C.","year":"2004","unstructured":"C. Lattner and V. Adve , \" Llvm: A compilation framework for lifelong program analysis & transformation,\" in International Symposium on Code Generation and Optimization, 2004 . CGO 2004 . IEEE, 2004 , pp. 75 -- 86 . C. Lattner and V. Adve, \"Llvm: A compilation framework for lifelong program analysis & transformation,\" in International Symposium on Code Generation and Optimization, 2004. CGO 2004. IEEE, 2004, pp. 75--86."},{"key":"e_1_3_2_1_86_1","first-page":"65","volume-title":"Codestitcher: inter-procedural basic block layout optimization,\" in Proceedings of the 28th International Conference on Compiler Construction","author":"Lavaee R.","year":"2019","unstructured":"R. Lavaee , J. Criswell , and C. Ding , \" Codestitcher: inter-procedural basic block layout optimization,\" in Proceedings of the 28th International Conference on Compiler Construction , 2019 , pp. 65 -- 75 . R. Lavaee, J. Criswell, and C. Ding, \"Codestitcher: inter-procedural basic block layout optimization,\" in Proceedings of the 28th International Conference on Compiler Construction, 2019, pp. 65--75."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658927"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"crossref","unstructured":"D. Lee J. Choi J.-H. Kim S. H. Noh S. L. Min Y. Cho and C. S. Kim \"On the existence of a spectrum of policies that subsumes the least recently used (lru) and least frequently used (lfu) policies \" in Proceedings of the 1999 ACM SIGMETRICS international conference on Measurement and modeling of computer systems 1999 pp. 134--143.  D. Lee J. Choi J.-H. Kim S. H. Noh S. L. Min Y. Cho and C. S. Kim \"On the existence of a spectrum of policies that subsumes the least recently used (lru) and least frequently used (lfu) policies \" in Proceedings of the 1999 ACM SIGMETRICS international conference on Measurement and modeling of computer systems 1999 pp. 134--143.","DOI":"10.1145\/301453.301487"},{"key":"e_1_3_2_1_89_1","first-page":"53","volume-title":"Lightweight feedback-directed cross-module optimization,\" in Proceedings of the 8th annual IEEE\/ACM international symposium on Code generation and optimization","author":"Li D. X.","year":"2010","unstructured":"D. X. Li , R. Ashok , and R. Hundt , \" Lightweight feedback-directed cross-module optimization,\" in Proceedings of the 8th annual IEEE\/ACM international symposium on Code generation and optimization , 2010 , pp. 53 -- 61 . D. X. Li, R. Ashok, and R. Hundt, \"Lightweight feedback-directed cross-module optimization,\" in Proceedings of the 8th annual IEEE\/ACM international symposium on Code generation and optimization, 2010, pp. 53--61."},{"key":"e_1_3_2_1_90_1","first-page":"315","volume-title":"Optimal bypass monitor for high performance last-level caches,\" in Proceedings of the 21st international conference on Parallel architectures and compilation techniques","author":"Li L.","year":"2012","unstructured":"L. Li , D. Tong , Z. Xie , J. Lu , and X. Cheng , \" Optimal bypass monitor for high performance last-level caches,\" in Proceedings of the 21st international conference on Parallel architectures and compilation techniques , 2012 , pp. 315 -- 324 . L. Li, D. Tong, Z. Xie, J. Lu, and X. Cheng, \"Optimal bypass monitor for high performance last-level caches,\" in Proceedings of the 21st international conference on Parallel architectures and compilation techniques, 2012, pp. 315--324."},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507745"},{"key":"e_1_3_2_1_92_1","volume-title":"An imitation learning approach for cache replacement,\" arXiv preprint arXiv:2006.16239","author":"Liu E. Z.","year":"2020","unstructured":"E. Z. Liu , M. Hashemi , K. Swersky , P. Ranganathan , and J. Ahn , \" An imitation learning approach for cache replacement,\" arXiv preprint arXiv:2006.16239 , 2020 . E. Z. Liu, M. Hashemi, K. Swersky, P. Ranganathan, and J. Ahn, \"An imitation learning approach for cache replacement,\" arXiv preprint arXiv:2006.16239, 2020."},{"key":"e_1_3_2_1_93_1","first-page":"222","volume-title":"IEEE","author":"Liu H.","year":"2008","unstructured":"H. Liu , M. Ferdman , J. Huh , and D. Burger , \" Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency,\" in 2008 41st IEEE\/ACM International Symposium on Microarchitecture . IEEE , 2008 , pp. 222 -- 233 . H. Liu, M. Ferdman, J. Huh, and D. Burger, \"Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency,\" in 2008 41st IEEE\/ACM International Symposium on Microarchitecture. IEEE, 2008, pp. 222--233."},{"key":"e_1_3_2_1_94_1","first-page":"15","volume-title":"CGO 2004","author":"Luk C.-K.","year":"2004","unstructured":"C.-K. Luk , R. Muth , H. Patil , R. Cohn , and G. Lowney , \" Ispike: a post-link optimizer for the intel\/spl reg\/itanium\/spl reg\/architecture,\" in International Symposium on Code Generation and Optimization, 2004 . CGO 2004 . IEEE, 2004 , pp. 15 -- 26 . C.-K. Luk, R. Muth, H. Patil, R. Cohn, and G. Lowney, \"Ispike: a post-link optimizer for the intel\/spl reg\/itanium\/spl reg\/architecture,\" in International Symposium on Code Generation and Optimization, 2004. CGO 2004. IEEE, 2004, pp. 15--26."},{"key":"e_1_3_2_1_95_1","volume-title":"Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors,\" in International Symposium on Microarchitecture","author":"Luk C.-K.","year":"1998","unstructured":"C.-K. Luk and T. C. Mowry , \" Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors,\" in International Symposium on Microarchitecture , 1998 . C.-K. Luk and T. C. Mowry, \"Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors,\" in International Symposium on Microarchitecture, 1998."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_3_2_1_97_1","first-page":"507","volume-title":"IEEE","author":"Mazumdar C.","year":"2021","unstructured":"C. Mazumdar , P. Mitra , and A. Basu , \" Dead page and dead block predictors: Cleaning tlbs and caches together,\" in 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA) . IEEE , 2021 , pp. 507 -- 519 . C. Mazumdar, P. Mitra, and A. Basu, \"Dead page and dead block predictors: Cleaning tlbs and caches together,\" in 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 2021, pp. 507--519."},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/3017992"},{"key":"e_1_3_2_1_99_1","volume-title":"Prefetching instructions with probabilistic scouts,\" in The 1st Instruction Prefetching Championship","author":"Michaud P.","year":"2020","unstructured":"P. Michaud , \"Pips : Prefetching instructions with probabilistic scouts,\" in The 1st Instruction Prefetching Championship , 2020 . P. Michaud, \"Pips: Prefetching instructions with probabilistic scouts,\" in The 1st Instruction Prefetching Championship, 2020."},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/3485521"},{"key":"e_1_3_2_1_101_1","unstructured":"T. Nakamura T. Koizumi Y. Degawa H. Irie S. Sakai and R. Shioya \"D-jolt: Distant jolt prefetcher.\"  T. Nakamura T. Koizumi Y. Degawa H. Irie S. Sakai and R. Shioya \"D-jolt: Distant jolt prefetcher.\""},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/170036.170081"},{"key":"e_1_3_2_1_103_1","first-page":"151","volume-title":"A profile-guided, region-based compiler for php and hack,\" in Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation","author":"Ottoni G.","year":"2018","unstructured":"G. Ottoni , \"Hhvm jit : A profile-guided, region-based compiler for php and hack,\" in Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation , 2018 , pp. 151 -- 165 . G. Ottoni, \"Hhvm jit: A profile-guided, region-based compiler for php and hack,\" in Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation, 2018, pp. 151--165."},{"key":"e_1_3_2_1_104_1","first-page":"340","volume-title":"Hhvm jump-start: Boosting both warmup and steady-state performance at scale,\" in 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO)","author":"Ottoni G.","unstructured":"G. Ottoni and B. Liu , \" Hhvm jump-start: Boosting both warmup and steady-state performance at scale,\" in 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO) . IEEE , pp. 340 -- 350 . G. Ottoni and B. Liu, \"Hhvm jump-start: Boosting both warmup and steady-state performance at scale,\" in 2021 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, pp. 340--350."},{"key":"e_1_3_2_1_105_1","first-page":"233","volume-title":"IEEE","author":"Ottoni G.","year":"2017","unstructured":"G. Ottoni and B. Maher , \" Optimizing function placement for large-scale data-center applications,\" in 2017 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO) . IEEE , 2017 , pp. 233 -- 244 . G. Ottoni and B. Maher, \"Optimizing function placement for large-scale data-center applications,\" in 2017 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, 2017, pp. 233--244."},{"key":"e_1_3_2_1_106_1","first-page":"2","volume-title":"IEEE","author":"Panchenko M.","year":"2019","unstructured":"M. Panchenko , R. Auler , B. Nell , and G. Ottoni , \" Bolt: a practical binary optimizer for data centers and beyond,\" in 2019 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO) . IEEE , 2019 , pp. 2 -- 14 . M. Panchenko, R. Auler, B. Nell, and G. Ottoni, \"Bolt: a practical binary optimizer for data centers and beyond,\" in 2019 IEEE\/ACM International Symposium on Code Generation and Optimization (CGO). IEEE, 2019, pp. 2--14."},{"key":"e_1_3_2_1_107_1","first-page":"119","volume-title":"Lightning bolt: powerful, fast, and scalable binary optimization,\" in Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction","author":"Panchenko M.","year":"2021","unstructured":"M. Panchenko , R. Auler , L. Sakka , and G. Ottoni , \" Lightning bolt: powerful, fast, and scalable binary optimization,\" in Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction , 2021 , pp. 119 -- 130 . M. Panchenko, R. Auler, L. Sakka, and G. Ottoni, \"Lightning bolt: powerful, fast, and scalable binary optimization,\" in Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction, 2021, pp. 119--130."},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.33"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2972222"},{"key":"e_1_3_2_1_110_1","volume-title":"Branch target buffer design and optimization,\" IEEE transactions on computers","author":"Perleberg C. H.","unstructured":"C. H. Perleberg and A. J. Smith , \" Branch target buffer design and optimization,\" IEEE transactions on computers , vol. 42 , no. 4, pp. 396--412, 1993. C. H. Perleberg and A. J. Smith, \"Branch target buffer design and optimization,\" IEEE transactions on computers, vol. 42, no. 4, pp. 396--412, 1993."},{"key":"e_1_3_2_1_111_1","article-title":"Architectural and compiler support for effective instruction prefetching: a cooperative approach","author":"Peterson L. L.","year":"2001","unstructured":"L. L. Peterson , \" Architectural and compiler support for effective instruction prefetching: a cooperative approach ,\" ACM Transactions on Computer Systems , 2001 . L. L. Peterson, \"Architectural and compiler support for effective instruction prefetching: a cooperative approach,\" ACM Transactions on Computer Systems, 2001.","journal-title":"ACM Transactions on Computer Systems"},{"key":"e_1_3_2_1_112_1","volume-title":"The hardness of cache conscious data placement,\" in POPL","author":"Petrank E.","year":"2002","unstructured":"E. Petrank and D. Rawitz , \" The hardness of cache conscious data placement,\" in POPL , 2002 . E. Petrank and D. Rawitz, \"The hardness of cache conscious data placement,\" in POPL, 2002."},{"key":"e_1_3_2_1_113_1","first-page":"16","volume-title":"Profile guided code positioning,\" in Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation","author":"Pettis K.","year":"1990","unstructured":"K. Pettis and R. C. Hansen , \" Profile guided code positioning,\" in Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation , 1990 , pp. 16 -- 27 . K. Pettis and R. C. Hansen, \"Profile guided code positioning,\" in Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, 1990, pp. 16--27."},{"key":"e_1_3_2_1_114_1","volume-title":"Renaissance: Benchmarking suite for parallel applications on the jvm,\" in Programming Language Design and Implementation","author":"Prokopec A.","year":"2019","unstructured":"A. Prokopec , A. Ros\u00e0 , D. Leopoldseder , G. Duboscq , P. T\u016fma , M. Studener , L. Bulej , Y. Zheng , A. Villaz\u00f3n , D. Simon , T. W\u00fcrthinger , and W. Binder , \" Renaissance: Benchmarking suite for parallel applications on the jvm,\" in Programming Language Design and Implementation , 2019 . A. Prokopec, A. Ros\u00e0, D. Leopoldseder, G. Duboscq, P. T\u016fma, M. Studener, L. Bulej, Y. Zheng, A. Villaz\u00f3n, D. Simon, T. W\u00fcrthinger, and W. Binder, \"Renaissance: Benchmarking suite for parallel applications on the jvm,\" in Programming Language Design and Implementation, 2019."},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_116_1","first-page":"167","volume-title":"IEEE","author":"Qureshi M. K.","year":"2006","unstructured":"M. K. Qureshi , D. N. Lynch , O. Mutlu , and Y. N. Patt , \" A case for mlp-aware cache replacement,\" in 33rd International Symposium on Computer Architecture (ISCA'06) . IEEE , 2006 , pp. 167 -- 178 . M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt, \"A case for mlp-aware cache replacement,\" in 33rd International Symposium on Computer Architecture (ISCA'06). IEEE, 2006, pp. 167--178."},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379260"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300999"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320085"},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3002947"},{"key":"e_1_3_2_1_121_1","first-page":"99","volume-title":"IEEE","author":"Ros A.","year":"2021","unstructured":"A. Ros and A. Jimborean , \" A cost-effective entangling prefetcher for instructions,\" in 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) . IEEE , 2021 , pp. 99 -- 111 . A. Ros and A. Jimborean, \"A cost-effective entangling prefetcher for instructions,\" in 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2021, pp. 99--111."},{"key":"e_1_3_2_1_122_1","first-page":"24","volume-title":"MICRO 29","author":"Rotenberg E.","year":"1996","unstructured":"E. Rotenberg , S. Bennett , and J. E. Smith , \" Trace cache: a low latency approach to high bandwidth instruction fetching,\" in Proceedings of the 29th Annual IEEE\/ACM International Symposium on Microarchitecture . MICRO 29 . IEEE, 1996 , pp. 24 -- 34 . E. Rotenberg, S. Bennett, and J. E. Smith, \"Trace cache: a low latency approach to high bandwidth instruction fetching,\" in Proceedings of the 29th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO 29. IEEE, 1996, pp. 24--34."},{"key":"e_1_3_2_1_123_1","unstructured":"J. Rupley \"Samsung exynos m3 processor \" IEEE Hot Chips vol. 30 2018.  J. Rupley \"Samsung exynos m3 processor \" IEEE Hot Chips vol. 30 2018."},{"key":"e_1_3_2_1_124_1","volume-title":"Pearson Education","author":"Seal D.","year":"2001","unstructured":"D. Seal , ARM architecture reference manual . Pearson Education , 2001 . D. Seal, ARM architecture reference manual. Pearson Education, 2001."},{"key":"e_1_3_2_1_125_1","first-page":"355","volume-title":"IEEE","author":"Seshadri V.","year":"2012","unstructured":"V. Seshadri , O. Mutlu , M. A. Kozuch , and T. C. Mowry , \" The evicted-address filter: A unified mechanism to address both cache pollution and thrashing,\" in 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT) . IEEE , 2012 , pp. 355 -- 366 . V. Seshadri, O. Mutlu, M. A. Kozuch, and T. C. Mowry, \"The evicted-address filter: A unified mechanism to address both cache pollution and thrashing,\" in 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE, 2012, pp. 355--366."},{"key":"e_1_3_2_1_126_1","unstructured":"A. Seznec \"Tage-sc-l branch predictors \" in JILP-Championship Branch Prediction 2014.  A. Seznec \"Tage-sc-l branch predictors \" in JILP-Championship Branch Prediction 2014."},{"key":"e_1_3_2_1_127_1","unstructured":"A. Seznec \"The fnl+ mma instruction cache prefetcher \" in IPC-1-First Instruction Prefetching Championship 2020.  A. Seznec \"The fnl+ mma instruction cache prefetcher \" in IPC-1-First Instruction Prefetching Championship 2020."},{"key":"e_1_3_2_1_128_1","first-page":"104","volume-title":"IEEE","author":"Seznec S.","year":"1996","unstructured":"S. Seznec , \"Don't use the page number, but a pointer to it,\" in 23rd Annual International Symposium on Computer Architecture (ISCA'96) . IEEE , 1996 , pp. 104 -- 104 . S. Seznec, \"Don't use the page number, but a pointer to it,\" in 23rd Annual International Symposium on Computer Architecture (ISCA'96). IEEE, 1996, pp. 104--104."},{"key":"e_1_3_2_1_129_1","first-page":"413","volume-title":"Applying deep learning to the cache replacement problem,\" in Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Shi Z.","year":"2019","unstructured":"Z. Shi , X. Huang , A. Jain , and C. Lin , \" Applying deep learning to the cache replacement problem,\" in Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture , 2019 , pp. 413 -- 425 . Z. Shi, X. Huang, A. Jain, and C. Lin, \"Applying deep learning to the cache replacement problem,\" in Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, 2019, pp. 413--425."},{"key":"e_1_3_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1145\/301464.301486"},{"key":"e_1_3_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_132_1","doi-asserted-by":"crossref","first-page":"779","DOI":"10.1145\/3466752.3480046","volume-title":"Pdede: Partitioned, deduplicated, delta branch target buffer,\" in MICRO-54:  54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Soundararajan N. K.","year":"2021","unstructured":"N. K. Soundararajan , P. Braun , T. A. Khan , B. Kasikci , H. Litz , and S. Subramoney , \" Pdede: Partitioned, deduplicated, delta branch target buffer,\" in MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture , 2021 , pp. 779 -- 791 . N. K. Soundararajan, P. Braun, T. A. Khan, B. Kasikci, H. Litz, and S. Subramoney, \"Pdede: Partitioned, deduplicated, delta branch target buffer,\" in MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture, 2021, pp. 779--791."},{"key":"e_1_3_2_1_133_1","first-page":"513","volume-title":"Softsku: Optimizing server architectures for microservice diversity@ scale,\" in Proceedings of the 46th International Symposium on Computer Architecture","author":"Sriraman A.","year":"2019","unstructured":"A. Sriraman , A. Dhanotia , and T. F. Wenisch , \" Softsku: Optimizing server architectures for microservice diversity@ scale,\" in Proceedings of the 46th International Symposium on Computer Architecture , 2019 , pp. 513 -- 526 . A. Sriraman, A. Dhanotia, and T. F. Wenisch, \"Softsku: Optimizing server architectures for microservice diversity@ scale,\" in Proceedings of the 46th International Symposium on Computer Architecture, 2019, pp. 513--526."},{"key":"e_1_3_2_1_134_1","first-page":"385","volume-title":"IEEE","author":"Subramanian R.","year":"2006","unstructured":"R. Subramanian , Y. Smaragdakis , and G. H. Loh , \" Adaptive caches: Effective shaping of cache behavior to workloads,\" in 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06) . IEEE , 2006 , pp. 385 -- 396 . R. Subramanian, Y. Smaragdakis, and G. H. Loh, \"Adaptive caches: Effective shaping of cache behavior to workloads,\" in 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06). IEEE, 2006, pp. 385--396."},{"key":"e_1_3_2_1_135_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2974217"},{"key":"e_1_3_2_1_136_1","first-page":"20","volume-title":"Inter-reference gap distribution replacement: an improved replacement algorithm for set-associative caches,\" in Proceedings of the 18th annual international conference on Supercomputing","author":"Takagi M.","year":"2004","unstructured":"M. Takagi and K. Hiraki , \" Inter-reference gap distribution replacement: an improved replacement algorithm for set-associative caches,\" in Proceedings of the 18th annual international conference on Supercomputing , 2004 , pp. 20 -- 30 . M. Takagi and K. Hiraki, \"Inter-reference gap distribution replacement: an improved replacement algorithm for set-associative caches,\" in Proceedings of the 18th annual international conference on Supercomputing, 2004, pp. 20--30."},{"key":"e_1_3_2_1_137_1","first-page":"1","volume-title":"IEEE","author":"Teran E.","year":"2016","unstructured":"E. Teran , Z. Wang , and D. A. Jim\u00e9nez , \" Perceptron learning for reuse prediction,\" in 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) . IEEE , 2016 , pp. 1 -- 12 . E. Teran, Z. Wang, and D. A. Jim\u00e9nez, \"Perceptron learning for reuse prediction,\" in 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2016, pp. 1--12."},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"crossref","first-page":"1138","DOI":"10.1145\/3466752.3480049","volume-title":"Morrigan: A composite instruction tlb prefetcher,\" in MICRO-54:  54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Vavouliotis G.","year":"2021","unstructured":"G. Vavouliotis , L. Alvarez , B. Grot , D. Jim\u00e9nez , and M. Casas , \" Morrigan: A composite instruction tlb prefetcher,\" in MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture , 2021 , pp. 1138 -- 1153 . G. Vavouliotis, L. Alvarez, B. Grot, D. Jim\u00e9nez, and M. Casas, \"Morrigan: A composite instruction tlb prefetcher,\" in MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture, 2021, pp. 1138--1153."},{"key":"e_1_3_2_1_139_1","first-page":"99","volume-title":"IEEE","author":"Wenisch T. F.","year":"2008","unstructured":"T. F. Wenisch , M. Ferdman , A. Ailamaki , B. Falsafi , and A. Moshovos , \" Temporal streams in commercial server applications,\" in 2008 IEEE International Symposium on Workload Characterization . IEEE , 2008 , pp. 99 -- 108 . T. F. Wenisch, M. Ferdman, A. Ailamaki, B. Falsafi, and A. Moshovos, \"Temporal streams in commercial server applications,\" in 2008 IEEE International Symposium on Workload Characterization. IEEE, 2008, pp. 99--108."},{"key":"e_1_3_2_1_140_1","first-page":"79","volume-title":"IEEE","author":"Wenisch T. F.","year":"2009","unstructured":"T. F. Wenisch , M. Ferdman , A. Ailamaki , B. Falsafi , and A. Moshovos , \" Practical off-chip meta-data for temporal memory streaming,\" in 2009 IEEE 15th International Symposium on High Performance Computer Architecture . IEEE , 2009 , pp. 79 -- 90 . T. F. Wenisch, M. Ferdman, A. Ailamaki, B. Falsafi, and A. Moshovos, \"Practical off-chip meta-data for temporal memory streaming,\" in 2009 IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 2009, pp. 79--90."},{"key":"e_1_3_2_1_141_1","first-page":"222","volume-title":"IEEE","author":"Wenisch T. F.","year":"2005","unstructured":"T. F. Wenisch , S. Somogyi , N. Hardavellas , J. Kim , A. Ailamaki , and B. Falsafi , \" Temporal streaming of shared memory,\" in 32nd International Symposium on Computer Architecture (ISCA'05) . IEEE , 2005 , pp. 222 -- 233 . T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, A. Ailamaki, and B. Falsafi, \"Temporal streaming of shared memory,\" in 32nd International Symposium on Computer Architecture (ISCA'05). IEEE, 2005, pp. 222--233."},{"key":"e_1_3_2_1_142_1","volume-title":"the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=Drupal&oldid=989582664","year":"2020","unstructured":"Wikipedia contributors, \"Drupal --- Wikipedia , the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=Drupal&oldid=989582664 , 2020 , [Online; accessed 23-November-2020]. Wikipedia contributors, \"Drupal --- Wikipedia, the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=Drupal&oldid=989582664, 2020, [Online; accessed 23-November-2020]."},{"key":"e_1_3_2_1_143_1","volume-title":"the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=MediaWiki&oldid=989993176","year":"2020","unstructured":"Wikipedia contributors, \"Mediawiki --- Wikipedia , the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=MediaWiki&oldid=989993176 , 2020 , [Online; accessed 23-November-2020]. Wikipedia contributors, \"Mediawiki --- Wikipedia, the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=MediaWiki&oldid=989993176, 2020, [Online; accessed 23-November-2020]."},{"key":"e_1_3_2_1_144_1","volume-title":"the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=WordPress&oldid=977243718","year":"2020","unstructured":"Wikipedia contributors, \"Wordpress --- Wikipedia , the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=WordPress&oldid=977243718 , 2020 , [Online; accessed 23-November-2020]. Wikipedia contributors, \"Wordpress --- Wikipedia, the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=WordPress&oldid=977243718, 2020, [Online; accessed 23-November-2020]."},{"key":"e_1_3_2_1_145_1","volume-title":"the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=Cross-validation_(statistics)&oldid=1055904460","year":"2021","unstructured":"Wikipedia contributors, \"Cross-validation (statistics) --- Wikipedia , the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=Cross-validation_(statistics)&oldid=1055904460 , 2021 , [Online; accessed 24-November-2021]. Wikipedia contributors, \"Cross-validation (statistics) --- Wikipedia, the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=Cross-validation_(statistics)&oldid=1055904460, 2021, [Online; accessed 24-November-2021]."},{"key":"e_1_3_2_1_146_1","volume-title":"the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=MySQL&oldid=1054628857","year":"2021","unstructured":"Wikipedia contributors, \"Mysql --- Wikipedia , the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=MySQL&oldid=1054628857 , 2021 , [Online; accessed 19-November-2021]. Wikipedia contributors, \"Mysql --- Wikipedia, the free encyclopedia,\" https:\/\/en.wikipedia.org\/w\/index.php?title=MySQL&oldid=1054628857, 2021, [Online; accessed 19-November-2021]."},{"key":"e_1_3_2_1_147_1","first-page":"430","volume-title":"Ship: Signature-based hit predictor for high performance caching,\" in Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Wu C.-J.","year":"2011","unstructured":"C.-J. Wu , A. Jaleel , W. Hasenplaugh , M. Martonosi , S. C. Steely Jr , and J. Emer , \" Ship: Signature-based hit predictor for high performance caching,\" in Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture , 2011 , pp. 430 -- 441 . C.-J. Wu, A. Jaleel, W. Hasenplaugh, M. Martonosi, S. C. Steely Jr, and J. Emer, \"Ship: Signature-based hit predictor for high performance caching,\" in Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture, 2011, pp. 430--441."},{"issue":"1","key":"e_1_3_2_1_148_1","first-page":"2","article-title":"A comprehensive instruction fetch mechanism for a processor supporting speculative execution","volume":"23","author":"Yeh T.-Y.","year":"1992","unstructured":"T.-Y. Yeh and Y. N. Patt , \" A comprehensive instruction fetch mechanism for a processor supporting speculative execution ,\" ACM SIGMICRO Newsletter , vol. 23 , no. 1 -- 2 , pp. 129--139, 1992 . T.-Y. Yeh and Y. N. Patt, \"A comprehensive instruction fetch mechanism for a processor supporting speculative execution,\" ACM SIGMICRO Newsletter, vol. 23, no. 1--2, pp. 129--139, 1992.","journal-title":"ACM SIGMICRO Newsletter"},{"key":"e_1_3_2_1_149_1","volume-title":"Buffering databse operations for enhanced instruction cache performance,\" in International conference on Management of data","author":"Zhou J.","year":"2004","unstructured":"J. Zhou and K. A. Ross , \" Buffering databse operations for enhanced instruction cache performance,\" in International conference on Management of data , 2004 . J. Zhou and K. A. Ross, \"Buffering databse operations for enhanced instruction cache performance,\" in International conference on Management of data, 2004."},{"key":"e_1_3_2_1_150_1","first-page":"106","volume-title":"IEEE","author":"Zhou Y.","year":"2019","unstructured":"Y. Zhou , X. Dong , A. L. Cox , and S. Dwarkadas , \" On the impact of instruction address translation overhead,\" in 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) . IEEE , 2019 , pp. 106 -- 116 . Y. Zhou, X. Dong, A. L. Cox, and S. Dwarkadas, \"On the impact of instruction address translation overhead,\" in 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 2019, pp. 106--116."},{"key":"e_1_3_2_1_151_1","volume-title":"Execution reconstruction: Harnessing failure reoccurrences for failure reproduction,\" in Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation","author":"Zuo G.","year":"2021","unstructured":"G. Zuo , J. Ma , A. Quinn , P. Bhatotia , P. Fonseca , and B. Kasikci , \" Execution reconstruction: Harnessing failure reoccurrences for failure reproduction,\" in Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation , 2021 , p. 1155--1170. G. Zuo, J. Ma, A. Quinn, P. Bhatotia, P. Fonseca, and B. Kasikci, \"Execution reconstruction: Harnessing failure reoccurrences for failure reproduction,\" in Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation, 2021, p. 1155--1170."}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527430","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527430","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:53Z","timestamp":1750191533000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527430"}},"subtitle":["profile-guided btb replacement for data center applications"],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":151,"alternative-id":["10.1145\/3470496.3527430","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527430","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}