{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T21:14:32Z","timestamp":1774127672564,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":67,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T00:00:00Z","timestamp":1654905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1909004, 1714389, 1912495, 1629915, 1629129, 1763681"],"award-info":[{"award-number":["1909004, 1714389, 1912495, 1629915, 1629129, 1763681"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,18]]},"DOI":"10.1145\/3470496.3527431","type":"proceedings-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:06:01Z","timestamp":1654023961000},"page":"231-244","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":46,"title":["To PIM or not for emerging general purpose processing in DDR memory systems"],"prefix":"10.1145","author":[{"given":"Alexandar","family":"Devic","sequence":"first","affiliation":[{"name":"The Pennsylvania State University"}]},{"given":"Siddhartha Balakrishna","family":"Rai","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University"}]},{"given":"Anand","family":"Sivasubramaniam","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University"}]},{"given":"Ameen","family":"Akel","sequence":"additional","affiliation":[{"name":"Micron Technology, Inc"}]},{"given":"Sean","family":"Eilert","sequence":"additional","affiliation":[{"name":"Micron Technology, Inc"}]},{"given":"Justin","family":"Eno","sequence":"additional","affiliation":[{"name":"Micron Technology, Inc"}]}],"member":"320","published-online":{"date-parts":[[2022,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Retrieved","year":"2021","unstructured":"2021. AMD Bulldozer Processor Families . Retrieved July 30, 2021 from https:\/\/www.cpu-world.com\/CPUs\/Bulldozer\/index.html 2021. AMD Bulldozer Processor Families. Retrieved July 30, 2021 from https:\/\/www.cpu-world.com\/CPUs\/Bulldozer\/index.html"},{"key":"e_1_3_2_1_2_1","volume-title":"Retrieved","author":"GitHub","year":"2021","unstructured":"2021. GitHub - kozyraki\/phoenix : An API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems . Retrieved July 30, 2021 from https:\/\/github.com\/kozyraki\/phoenix 2021. GitHub - kozyraki\/phoenix: An API and runtime environment for data processing with MapReduce for shared-memory multi-core & multiprocessor systems. Retrieved July 30, 2021 from https:\/\/github.com\/kozyraki\/phoenix"},{"key":"e_1_3_2_1_3_1","unstructured":"2021. HBM PIM | Technology | Samsung Semiconductor. Retrieved July 30 2021 from https:\/\/www.samsung.com\/semiconductor\/solutions\/technology\/hbm-processing-in-memory\/  2021. HBM PIM | Technology | Samsung Semiconductor. Retrieved July 30 2021 from https:\/\/www.samsung.com\/semiconductor\/solutions\/technology\/hbm-processing-in-memory\/"},{"key":"e_1_3_2_1_4_1","volume-title":"Retrieved","year":"2017","unstructured":"2021. Intel\u00ae Advanced Vector Extensions 512 (Intel\u00ae AVX-512) Overview . Retrieved July 30, 2017 from https:\/\/www.intel.in\/content\/www\/in\/en\/architecture-and-technology\/avx-512-overview.html 2021. Intel\u00ae Advanced Vector Extensions 512 (Intel\u00ae AVX-512) Overview. Retrieved July 30, 2017 from https:\/\/www.intel.in\/content\/www\/in\/en\/architecture-and-technology\/avx-512-overview.html"},{"key":"e_1_3_2_1_5_1","unstructured":"2021. RISC-V International. Retrieved September 27 2021 from https:\/\/riscv.org\/  2021. RISC-V International. Retrieved September 27 2021 from https:\/\/riscv.org\/"},{"key":"e_1_3_2_1_6_1","volume-title":"riscvOVPsim - Free Imperas RISC-V Instruction Set Simulator | Imperas - Embedded Software Development. Retrieved","year":"2021","unstructured":"2021. riscvOVPsim - Free Imperas RISC-V Instruction Set Simulator | Imperas - Embedded Software Development. Retrieved July 30, 2021 from https:\/\/www.imperas.com\/riscvovpsim-free-imperas-risc-v-instruction-set-simulator 2021. riscvOVPsim - Free Imperas RISC-V Instruction Set Simulator | Imperas - Embedded Software Development. Retrieved July 30, 2021 from https:\/\/www.imperas.com\/riscvovpsim-free-imperas-risc-v-instruction-set-simulator"},{"key":"e_1_3_2_1_7_1","volume-title":"Retrieved","author":"UPMEM","year":"2021","unstructured":"2021. UPMEM | UPMEM is releasing a true Processing-in-Memory (PIM) acceleration solution . Retrieved July 30, 2021 from https:\/\/www.upmem.com\/ 2021. UPMEM | UPMEM is releasing a true Processing-in-Memory (PIM) acceleration solution. Retrieved July 30, 2021 from https:\/\/www.upmem.com\/"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714956"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00070"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818953"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00080"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422778"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_1_15_1","volume-title":"16th Workshop on Compiler Techniques for High-Performance and Embedded Computing. 19--27","author":"Chen Kuan-Hsu","year":"2010","unstructured":"Kuan-Hsu Chen , Bor-Yeh Shen , and Wuu Yang . 2010 . An automatic superword vectorization in LLVM . In 16th Workshop on Compiler Techniques for High-Performance and Embedded Computing. 19--27 . Kuan-Hsu Chen, Bor-Yeh Shen, and Wuu Yang. 2010. An automatic superword vectorization in LLVM. In 16th Workshop on Compiler Techniques for High-Performance and Embedded Computing. 19--27."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_17_1","volume-title":"Roel Jordans, Akash Kumar, and Henk Corporaal.","author":"Corda Stefano","year":"2021","unstructured":"Stefano Corda , Madhurya Kumaraswamy , Ahsan Javed Awan , Roel Jordans, Akash Kumar, and Henk Corporaal. 2021 . NMPO : Near-Memory Computing Profiling and Offloading. CoRR abs\/2106.15284 (2021). arXiv:2106.15284 https:\/\/arxiv.org\/abs\/2106.15284 Stefano Corda, Madhurya Kumaraswamy, Ahsan Javed Awan, Roel Jordans, Akash Kumar, and Henk Corporaal. 2021. NMPO: Near-Memory Computing Profiling and Offloading. CoRR abs\/2106.15284 (2021). arXiv:2106.15284 https:\/\/arxiv.org\/abs\/2106.15284"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.94"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465866"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_23_1","unstructured":"Jo\u00e3o Dinis Ferreira Gabriel Falcao Juan G\u00f3mez-Luna Mohammed Alser Lois Orosa Mohammad Sadrosadati Jeremie S Kim Geraldo F Oliveira Taha Shahroodi Anant Nori etal 2021. pluto: In-dram lookup tables to enable massively parallel general-purpose computation. arXiv preprint arXiv:2104.07699 (2021).  Jo\u00e3o Dinis Ferreira Gabriel Falcao Juan G\u00f3mez-Luna Mohammed Alser Lois Orosa Mohammad Sadrosadati Jeremie S Kim Geraldo F Oliveira Taha Shahroodi Anant Nori et al. 2021. pluto: In-dram lookup tables to enable massively parallel general-purpose computation. arXiv preprint arXiv:2104.07699 (2021)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781505"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"John Granacki Mary Hall Jeffrey Draper Jeff Lacoss and Jacqueline Chame. 2004. DIVA (Data Intensive Architecture). (06 2004) 404.  John Granacki Mary Hall Jeffrey Draper Jeff Lacoss and Jacqueline Chame. 2004. DIVA (Data Intensive Architecture). (06 2004) 404.","DOI":"10.21236\/ADA424942"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00071"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3155287"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.1999.10019"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177916"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.27"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358329"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"e_1_3_2_1_35_1","volume-title":"DRAM Data Sheet. Micron Technology Inc. Retrieved","author":"Micron Technology Inc.","year":"2021","unstructured":"Micron Technology Inc. 2021 . Micron . DRAM Data Sheet. Micron Technology Inc. Retrieved January 20, 2021 from https:\/\/www.micron.com\/products\/dram\/ddr4-sdram Micron Technology Inc. 2021. Micron. DRAM Data Sheet. Micron Technology Inc. Retrieved January 20, 2021 from https:\/\/www.micron.com\/products\/dram\/ddr4-sdram"},{"key":"e_1_3_2_1_36_1","volume-title":"Use LLVM for optimization of parallel execution of program code on the certain configuration. In 2018 ELEKTRO","author":"Ivutin Alexey N","unstructured":"Alexey N Ivutin and Anna G Troshina . 2018. Use LLVM for optimization of parallel execution of program code on the certain configuration. In 2018 ELEKTRO . IEEE , 1--6. Alexey N Ivutin and Anna G Troshina. 2018. Use LLVM for optimization of parallel execution of program code on the certain configuration. In 2018 ELEKTRO. IEEE, 1--6."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3437801.3441600"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702339"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445741"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378497"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854387"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00077"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.54"},{"key":"e_1_3_2_1_52_1","volume-title":"NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads. 190--200.","author":"Pugsley S. H.","year":"2014","unstructured":"S. H. Pugsley , J. Jestes , H. Zhang , R. Balasubramonian , V. Srinivasan , A. Buyuktosunoglu , A. Davis , and F. Li . 2014 . NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads. 190--200. S. H. Pugsley, J. Jestes, H. Zhang, R. Balasubramonian, V. Srinivasan, A. Buyuktosunoglu, A. Davis, and F. Li. 2014. NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads. 190--200."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458661"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346181"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512159"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_58_1","volume-title":"Mowry","author":"Seshadri Vivek","year":"2016","unstructured":"Vivek Seshadri , Donghyuk Lee , Thomas Mullins , Hasan Hassan , Amirali Boroumand , Jeremie Kim , Michael A. Kozuch , Onur Mutlu , Phillip B. Gibbons , and Todd C . Mowry . 2016 . Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM. CoRR abs\/1611.09988 (2016). arXiv:1611.09988 http:\/\/arxiv.org\/abs\/1611.09988 Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry. 2016. Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM. CoRR abs\/1611.09988 (2016). arXiv:1611.09988 http:\/\/arxiv.org\/abs\/1611.09988"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317867"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702536"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_62_1","volume-title":"Data Movement Aware Computation Partitioning. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 730--744","author":"Tang Xulong","year":"2017","unstructured":"Xulong Tang , Orhan Kislal , Mahmut Kandemir , and Mustafa Karakoy . 2017 . Data Movement Aware Computation Partitioning. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 730--744 . Xulong Tang, Orhan Kislal, Mahmut Kandemir, and Mustafa Karakoy. 2017. Data Movement Aware Computation Partitioning. In 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 730--744."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3148173.3148191"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116464"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243187"}],"event":{"name":"ISCA '22: The 49th Annual International Symposium on Computer Architecture","location":"New York New York","acronym":"ISCA '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS TCAA IEEE CS technical committee on architectural acoustics"]},"container-title":["Proceedings of the 49th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527431","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527431","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3470496.3527431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:53Z","timestamp":1750191533000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3470496.3527431"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,11]]},"references-count":67,"alternative-id":["10.1145\/3470496.3527431","10.1145\/3470496"],"URL":"https:\/\/doi.org\/10.1145\/3470496.3527431","relation":{},"subject":[],"published":{"date-parts":[[2022,6,11]]},"assertion":[{"value":"2022-06-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}