{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:06Z","timestamp":1750220526578,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"U.S. National Science Foundation","award":["1913167"],"award-info":[{"award-number":["1913167"]}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["390781972 and 440059533"],"award-info":[{"award-number":["390781972 and 440059533"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1145\/3471621.3471857","type":"proceedings-article","created":{"date-parts":[[2021,10,7]],"date-time":"2021-10-07T14:50:46Z","timestamp":1633618246000},"page":"103-118","source":"Crossref","is-referenced-by-count":1,"title":["BasicBlocker: ISA Redesign to Make Spectre-Immune CPUs Faster"],"prefix":"10.1145","author":[{"given":"Jan Philipp","family":"Thoma","sequence":"first","affiliation":[{"name":"Horst G\u00f6rtz Institute for IT-Security, Ruhr University Bochum, Germany"}]},{"given":"Jakob","family":"Feldtkeller","sequence":"additional","affiliation":[{"name":"Horst G\u00f6rtz Institute for IT-Security, Ruhr University Bochum, Germany"}]},{"given":"Markus","family":"Krausz","sequence":"additional","affiliation":[{"name":"Horst G\u00f6rtz Institute for IT-Security, Ruhr University Bochum, Germany"}]},{"given":"Tim","family":"G\u00fcneysu","sequence":"additional","affiliation":[{"name":"Horst G\u00f6rtz Institute for IT-Security, Ruhr University Bochum, Germany"}]},{"given":"Daniel J.","family":"Bernstein","sequence":"additional","affiliation":[{"name":"University of Illinois at Chicago and Ruhr University Bochum, US, Germany"}]}],"member":"320","published-online":{"date-parts":[[2021,10,7]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1609956.1609960"},{"key":"e_1_3_2_1_3_1","volume-title":"CHES 2010, 12th International Workshop, Santa Barbara, CA, USA, August 17-20, 2010. Proceedings(Lecture Notes in Computer Science), Stefan Mangardand Fran\u00e7ois-Xavier Standaert (Eds.), Vol.\u00a06225","author":"Acii\u00e7mez Onur","year":"2010","unstructured":"Onur Acii\u00e7mez , Billy\u00a0Bob Brumley , and Philipp Grabher . 2010 . New Results on Instruction Cache Attacks. In Cryptographic Hardware and Embedded Systems , CHES 2010, 12th International Workshop, Santa Barbara, CA, USA, August 17-20, 2010. Proceedings(Lecture Notes in Computer Science), Stefan Mangardand Fran\u00e7ois-Xavier Standaert (Eds.), Vol.\u00a06225 . Springer, Santa Barbara, CA, 110\u2013124. https:\/\/doi.org\/10.1007\/978-3-642-15031-9_8 Onur Acii\u00e7mez, Billy\u00a0Bob Brumley, and Philipp Grabher. 2010. New Results on Instruction Cache Attacks. In Cryptographic Hardware and Embedded Systems, CHES 2010, 12th International Workshop, Santa Barbara, CA, USA, August 17-20, 2010. Proceedings(Lecture Notes in Computer Science), Stefan Mangardand Fran\u00e7ois-Xavier Standaert (Eds.), Vol.\u00a06225. Springer, Santa Barbara, CA, 110\u2013124. https:\/\/doi.org\/10.1007\/978-3-642-15031-9_8"},{"key":"e_1_3_2_1_4_1","unstructured":"Krste Asanovi\u0107 and David\u00a0A. Patterson. 2014. Instruction Sets Should Be Free: The Case For RISC-V. (2014). https:\/\/people.eecs.berkeley.edu\/~krste\/papers\/EECS-2014-146.pdf.  Krste Asanovi\u0107 and David\u00a0A. Patterson. 2014. Instruction Sets Should Be Free: The Case For RISC-V. (2014). https:\/\/people.eecs.berkeley.edu\/~krste\/papers\/EECS-2014-146.pdf."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00020"},{"key":"e_1_3_2_1_6_1","unstructured":"Mohammad Behnia Prateek Sahu Riccardo Paccagnella Jiyong Yu Zirui\u00a0Neil Zhao Xiang Zou Thomas Unterluggauer Josep Torrellas Carlos\u00a0V. Rozas Adam Morrison Frank McKeen Fangfei Liu Ron Gabor Christopher\u00a0W. Fletcher Abhishek Basak and Alaa\u00a0R. Alameldeen. 2020. Speculative Interference Attacks: Breaking Invisible Speculation Schemes. CoRR abs\/2007.11818(2020). arxiv:2007.11818https:\/\/arxiv.org\/abs\/2007.11818  Mohammad Behnia Prateek Sahu Riccardo Paccagnella Jiyong Yu Zirui\u00a0Neil Zhao Xiang Zou Thomas Unterluggauer Josep Torrellas Carlos\u00a0V. Rozas Adam Morrison Frank McKeen Fangfei Liu Ron Gabor Christopher\u00a0W. Fletcher Abhishek Basak and Alaa\u00a0R. Alameldeen. 2020. Speculative Interference Attacks: Breaking Invisible Speculation Schemes. CoRR abs\/2007.11818(2020). arxiv:2007.11818https:\/\/arxiv.org\/abs\/2007.11818"},{"key":"e_1_3_2_1_7_1","unstructured":"Daniel\u00a0J. Bernstein. 2019. djbsort. (2019). https:\/\/sorting.cr.yp.to\/  Daniel\u00a0J. Bernstein. 2019. djbsort. (2019). https:\/\/sorting.cr.yp.to\/"},{"key":"e_1_3_2_1_8_1","volume-title":"The gem5 simulator. ACM SIGARCH computer architecture news 39, 2","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven\u00a0 K Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek\u00a0 R Hower , Tushar Krishna , Somayeh Sardashti , 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 ( 2011 ), 1\u20137. Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven\u00a0K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek\u00a0R Hower, Tushar Krishna, Somayeh Sardashti, 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1\u20137."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1460299.1460304"},{"key":"e_1_3_2_1_10_1","unstructured":"Benjamin\u00a0A Braun Suman Jana and Dan Boneh. 2015. Robust and efficient elimination of cache and timing side channels. arXiv preprint arXiv:1506.00189(2015).  Benjamin\u00a0A Braun Suman Jana and Dan Boneh. 2015. Robust and efficient elimination of cache and timing side channels. arXiv preprint arXiv:1506.00189(2015)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192011"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407584"},{"key":"e_1_3_2_1_14_1","volume-title":"USENIX Security Symposium. extended classification tree at https:\/\/transient.fail\/.","author":"Canella Claudio","year":"2019","unstructured":"Claudio Canella , Jo Van\u00a0Bulck , Michael Schwarz , Moritz Lipp , Benjamin von Berg , Philipp Ortner , Frank Piessens , Dmitry Evtyushkin , and Daniel Gruss . 2019 . A Systematic Evaluation of Transient Execution Attacks and Defenses . In USENIX Security Symposium. extended classification tree at https:\/\/transient.fail\/. Claudio Canella, Jo Van\u00a0Bulck, Michael Schwarz, Moritz Lipp, Benjamin von Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. 2019. A Systematic Evaluation of Transient Execution Attacks and Defenses. In USENIX Security Symposium. extended classification tree at https:\/\/transient.fail\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991117"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Douglas\u00a0W. Clark and Henry\u00a0M. Levy. 1982. Measurement and analysis of instruction use in the VAX-11\/780. (1982) 9\u201317\u00a0pages. https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1067649.801709.  Douglas\u00a0W. Clark and Henry\u00a0M. Levy. 1982. Measurement and analysis of instruction use in the VAX-11\/780. (1982) 9\u201317\u00a0pages. https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1067649.801709.","DOI":"10.1145\/1067649.801709"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744847"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the 14th Annual International Symposium on Computer Architecture","author":"A.","year":"1987","unstructured":"John\u00a0 A. DeRosa and Henry\u00a0M. Levy. 1987. An Evaluation of Branch Architectures . In Proceedings of the 14th Annual International Symposium on Computer Architecture . Pittsburgh, PA, USA , June 1987 , Daniel C.\u00a0St. Clair (Ed.). 10\u201316. https:\/\/doi.org\/10.1145\/30350.30352 John\u00a0A. DeRosa and Henry\u00a0M. Levy. 1987. An Evaluation of Branch Architectures. In Proceedings of the 14th Annual International Symposium on Computer Architecture. Pittsburgh, PA, USA, June 1987, Daniel C.\u00a0St. Clair (Ed.). 10\u201316. https:\/\/doi.org\/10.1145\/30350.30352"},{"key":"e_1_3_2_1_20_1","unstructured":"Scott DiPasquale Khaled Elmeleegy CJ Ganier and Erik Swanson. 2003. Hardware Loop Buffering. (2003).  Scott DiPasquale Khaled Elmeleegy CJ Ganier and Erik Swanson. 2003. Hardware Loop Buffering. (2003)."},{"key":"e_1_3_2_1_21_1","volume-title":"Pattern-Driven Branchless Code Generation. JEC-ECC","author":"Elkhouly Reem","year":"2015","unstructured":"Reem Elkhouly , Ahmed El-Mahdy , and Amr Elmasry . 2015. Pattern-Driven Branchless Code Generation. JEC-ECC ( 2015 ). Reem Elkhouly, Ahmed El-Mahdy, and Amr Elmasry. 2015. Pattern-Driven Branchless Code Generation. JEC-ECC (2015)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38527-8_13"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"e_1_3_2_1_24_1","volume-title":"AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers.","author":"Fog Agner","year":"2020","unstructured":"Agner Fog . 2020. The microarchitecture of Intel , AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers. ( 2020 ). https:\/\/www.agner.org\/optimize\/. Agner Fog. 2020. The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers. (2020). https:\/\/www.agner.org\/optimize\/."},{"key":"e_1_3_2_1_25_1","volume-title":"https:\/\/www.embench.org\/. (May","author":"Open Source\u00a0Silicon Foundation Free","year":"2020","unstructured":"Free and Open Source\u00a0Silicon Foundation . 2020. Embench IOT. https:\/\/www.embench.org\/. (May 2020 ). Accessed : 2020-05-29. Free and Open Source\u00a0Silicon Foundation. 2020. Embench IOT. https:\/\/www.embench.org\/. (May 2020). Accessed: 2020-05-29."},{"key":"e_1_3_2_1_26_1","volume-title":"Exploring coremark a benchmark maximizing simplicity and efficacy","author":"Gal-On Shay","year":"2012","unstructured":"Shay Gal-On and Markus Levy . 2012. Exploring coremark a benchmark maximizing simplicity and efficacy . The Embedded Microprocessor Benchmark Consortium( 2012 ). Shay Gal-On and Markus Levy. 2012. Exploring coremark a benchmark maximizing simplicity and efficacy. The Embedded Microprocessor Benchmark Consortium(2012)."},{"key":"e_1_3_2_1_27_1","unstructured":"Shay Gueron. 2010. Intel Advanced Encryption Standard (AES) New Instructions Set. (2010). https:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/advanced-encryption-standard-new-instructions-set-paper.pdf.  Shay Gueron. 2010. Intel Advanced Encryption Standard (AES) New Instructions Set. (2010). https:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/advanced-encryption-standard-new-instructions-set-paper.pdf."},{"key":"e_1_3_2_1_28_1","unstructured":"Linley Gwennap. 2010. Sandy Bridge spans generations. (2010). http:\/\/people.eecs.berkeley.edu\/~kubitron\/cs252\/handouts\/papers\/Microprocessor-Report-Sandy-Bridge-Spans-Generations-243901.pdf.  Linley Gwennap. 2010. Sandy Bridge spans generations. (2010). http:\/\/people.eecs.berkeley.edu\/~kubitron\/cs252\/handouts\/papers\/Microprocessor-Report-Sandy-Bridge-Spans-Generations-243901.pdf."},{"key":"e_1_3_2_1_29_1","unstructured":"Jann Horn. 2018. speculative execution variant 4: speculative store bypass. (2018). https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528\/.  Jann Horn. 2018. speculative execution variant 4: speculative store bypass. (2018). https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528\/."},{"key":"e_1_3_2_1_30_1","unstructured":"J Johnston and T Fitzsimmons. 2021. The newlib homepage. URL http:\/\/sourceware. org\/newlib(2021).  J Johnston and T Fitzsimmons. 2021. The newlib homepage. URL http:\/\/sourceware. org\/newlib(2021)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279379"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Khaled\u00a0N. Khasawneh Esmaeil\u00a0Mohammadian Koruyeh Chengyu Song Dmitry Evtyushkin Dmitry Ponomarev and Nael\u00a0B. Abu-Ghazaleh. 2018. SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation. CoRR abs\/1806.05179(2018).  Khaled\u00a0N. Khasawneh Esmaeil\u00a0Mohammadian Koruyeh Chengyu Song Dmitry Evtyushkin Dmitry Ponomarev and Nael\u00a0B. Abu-Ghazaleh. 2018. SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation. CoRR abs\/1806.05179(2018).","DOI":"10.1145\/3316781.3317903"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_2_1_34_1","unstructured":"Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative buffer overflows: Attacks and defenses. arXiv preprint arXiv:1807.03757(2018).  Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative buffer overflows: Attacks and defenses. arXiv preprint arXiv:1807.03757(2018)."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_36_1","volume-title":"12th USENIX Workshop on Offensive Technologies (WOOT 18)","author":"Koruyeh Esmaeil\u00a0Mohammadian","year":"2018","unstructured":"Esmaeil\u00a0Mohammadian Koruyeh , Khaled\u00a0 N Khasawneh , Chengyu Song , and Nael Abu-Ghazaleh . 2018 . Spectre returns! speculation attacks using the return stack buffer . In 12th USENIX Workshop on Offensive Technologies (WOOT 18) . Esmaeil\u00a0Mohammadian Koruyeh, Khaled\u00a0N Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. 2018. Spectre returns! speculation attacks using the return stack buffer. In 12th USENIX Workshop on Offensive Technologies (WOOT 18)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_38_1","volume-title":"Abstract PRET Machines. In 2017 IEEE Real-Time Systems Symposium, RTSS 2017","author":"Lee A.","year":"2017","unstructured":"Edward\u00a0 A. Lee , Jan Reineke , and Michael Zimmer . 2017 . Abstract PRET Machines. In 2017 IEEE Real-Time Systems Symposium, RTSS 2017 , Paris, France , December 5-8, 2017. 1\u201311. https:\/\/doi.org\/10.1109\/RTSS.2017.00041 Edward\u00a0A. Lee, Jan Reineke, and Michael Zimmer. 2017. Abstract PRET Machines. In 2017 IEEE Real-Time Systems Symposium, RTSS 2017, Paris, France, December 5-8, 2017. 1\u201311. https:\/\/doi.org\/10.1109\/RTSS.2017.00041"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00043"},{"key":"e_1_3_2_1_40_1","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , 2018 . Meltdown: Reading kernel memory from user space . In 27th USENIX Security Symposium (USENIX Security 18) . 973\u2013990. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, 2018. Meltdown: Reading kernel memory from user space. In 27th USENIX Security Symposium (USENIX Security 18). 973\u2013990."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_3_2_1_42_1","unstructured":"Hamed Nemati Roberto Guanciale Pablo Buiras and Andreas Lindner. 2020. Speculative Leakage in ARM Cortex-A53. arXiv preprint arXiv:2007.06865(2020).  Hamed Nemati Roberto Guanciale Pablo Buiras and Andreas Lindner. 2020. Speculative Leakage in ARM Cortex-A53. arXiv preprint arXiv:2007.06865(2020)."},{"key":"e_1_3_2_1_43_1","volume-title":"https:\/\/github.com\/SpinalHDL\/VexRiscv. (May","author":"Papon Charles","year":"2020","unstructured":"Charles Papon . 2020. VexRiscv. https:\/\/github.com\/SpinalHDL\/VexRiscv. (May 2020 ). Accessed : 2020-05-28. Charles Papon. 2020. VexRiscv. https:\/\/github.com\/SpinalHDL\/VexRiscv. (May 2020). Accessed: 2020-05-28."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.168"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322216"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.24271"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0046-1"},{"key":"e_1_3_2_1_49_1","unstructured":"Andrew\u00a0S Tanenbaum. 2016. Structured computer organization. Pearson Education India.  Andrew\u00a0S Tanenbaum. 2016. Structured computer organization. Pearson Education India."},{"key":"e_1_3_2_1_50_1","unstructured":"Jan\u00a0Philipp Thoma Christian Niesler Dominic\u00a0A. Funke Gregor Leander Pierre Mayr Nils Pohl Lucas Davi and Tim G\u00fcneysu. 2021. ClepsydraCache - Preventing Cache Attacks with Time-Based Evictions. CoRR abs\/2104.11469(2021). arxiv:2104.11469https:\/\/arxiv.org\/abs\/2104.11469  Jan\u00a0Philipp Thoma Christian Niesler Dominic\u00a0A. Funke Gregor Leander Pierre Mayr Nils Pohl Lucas Davi and Tim G\u00fcneysu. 2021. ClepsydraCache - Preventing Cache Attacks with Time-Based Evictions. CoRR abs\/2104.11469(2021). arxiv:2104.11469https:\/\/arxiv.org\/abs\/2104.11469"},{"key":"e_1_3_2_1_51_1","volume-title":"Retpoline: A software construct for preventing branch-target-injection. URL https:\/\/support. google. com\/faqs\/answer\/7625886(2018).","author":"Turner Paul","year":"2018","unstructured":"Paul Turner . 2018 . Retpoline: A software construct for preventing branch-target-injection. URL https:\/\/support. google. com\/faqs\/answer\/7625886(2018). Paul Turner. 2018. Retpoline: A software construct for preventing branch-target-injection. URL https:\/\/support. google. com\/faqs\/answer\/7625886(2018)."},{"key":"e_1_3_2_1_52_1","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Van\u00a0Bulck Jo","year":"2018","unstructured":"Jo Van\u00a0Bulck , Marina Minkin , Ofir Weisse , Daniel Genkin , Baris Kasikci , Frank Piessens , Mark Silberstein , Thomas\u00a0 F Wenisch , Yuval Yarom , and Raoul Strackx . 2018 . Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution . In 27th USENIX Security Symposium (USENIX Security 18) . 991\u20131008. Jo Van\u00a0Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas\u00a0F Wenisch, Yuval Yarom, and Raoul Strackx. 2018. Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution. In 27th USENIX Security Symposium (USENIX Security 18). 991\u20131008."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"Stephan van Schaik Alyssa Milburn Sebastian Osterlund Pietro Frigo Giorgi Maisuradze Kaveh Razavi Herbert Bos and Cristiano Giuffrida. 2019. Addendum to RIDL: Rogue in-flight data load. (2019). https:\/\/mdsattacks.com\/.  Stephan van Schaik Alyssa Milburn Sebastian Osterlund Pietro Frigo Giorgi Maisuradze Kaveh Razavi Herbert Bos and Cristiano Giuffrida. 2019. Addendum to RIDL: Rogue in-flight data load. (2019). https:\/\/mdsattacks.com\/.","DOI":"10.1109\/SP.2019.00087"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"e_1_3_2_1_55_1","volume-title":"23rd USENIX Security Symposium (USENIX Security 14)","author":"Varadarajan Venkatanathan","year":"2014","unstructured":"Venkatanathan Varadarajan , Thomas Ristenpart , and Michael Swift . 2014 . Scheduler-based defenses against cross-VM side-channels . In 23rd USENIX Security Symposium (USENIX Security 14) . 687\u2013702. Venkatanathan Varadarajan, Thomas Ristenpart, and Michael Swift. 2014. Scheduler-based defenses against cross-VM side-channels. In 23rd USENIX Security Symposium (USENIX Security 14). 687\u2013702."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"e_1_3_2_1_57_1","volume-title":"Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. Technical report","author":"Weisse Ofir","year":"2018","unstructured":"Ofir Weisse , Jo Van\u00a0Bulck , Marina Minkin , Daniel Genkin , Baris Kasikci , Frank Piessens , Mark Silberstein , Raoul Strackx , Thomas\u00a0 F. Wenisch , and Yuval Yarom . 2018. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. Technical report ( 2018 ). See also USENIX Security paper Foreshadow . Ofir Weisse, Jo Van\u00a0Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas\u00a0F. Wenisch, and Yuval Yarom. 2018. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. Technical report (2018). See also USENIX Security paper Foreshadow."},{"key":"e_1_3_2_1_58_1","volume-title":"28th USENIX Security Symposium, USENIX Security 2019","author":"Werner Mario","year":"2019","unstructured":"Mario Werner , Thomas Unterluggauer , Lukas Giner , Michael Schwarz , Daniel Gruss , and Stefan Mangard . 2019 . ScatterCache: Thwarting Cache Attacks via Cache Set Randomization . In 28th USENIX Security Symposium, USENIX Security 2019 , Santa Clara, CA, USA , August 14-16, 2019, Nadia Heningerand Patrick Traynor (Eds.). USENIX Association, 675\u2013692. https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/werner Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. ScatterCache: Thwarting Cache Attacks via Cache Set Randomization. In 28th USENIX Security Symposium, USENIX Security 2019, Santa Clara, CA, USA, August 14-16, 2019, Nadia Heningerand Patrick Traynor (Eds.). USENIX Association, 675\u2013692. https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/werner"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","unstructured":"Nils Wistoff Moritz Schneider Frank\u00a0K. G\u00fcrkaynak Luca Benini and Gernot Heiser. 2020. Prevention of Microarchitectural Covert Channels on an Open-Source 64-bit RISC-V Core. arXiv preprint arXiv:2005.02193(2020).  Nils Wistoff Moritz Schneider Frank\u00a0K. G\u00fcrkaynak Luca Benini and Gernot Heiser. 2020. Prevention of Microarchitectural Covert Channels on an Open-Source 64-bit RISC-V Core. arXiv preprint arXiv:2005.02193(2020).","DOI":"10.23919\/DATE51398.2021.9474214"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_3_2_1_61_1","unstructured":"Jiyong Yu Lucas Hsiung Mohamad El\u00a0Hajj and Christopher\u00a0W Fletcher. 2019. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing.. In NDSS.  Jiyong Yu Lucas Hsiung Mohamad El\u00a0Hajj and Christopher\u00a0W Fletcher. 2019. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing.. In NDSS."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSF.2019.00026"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516741"},{"key":"e_1_3_2_1_65_1","unstructured":"Lutan Zhao Peinan Li Rui Hou Jiazhen Li Michael\u00a0C Huang Lixin Zhang Xuehai Qian and Dan Meng. 2020. A Lightweight Isolation Mechanism for Secure Branch Predictors. arXiv preprint arXiv:2005.08183(2020).  Lutan Zhao Peinan Li Rui Hou Jiazhen Li Michael\u00a0C Huang Lixin Zhang Xuehai Qian and Dan Meng. 2020. A Lightweight Isolation Mechanism for Secure Branch Predictors. arXiv preprint arXiv:2005.08183(2020)."}],"event":{"name":"RAID '21: 24th International Symposium on Research in Attacks, Intrusions and Defenses","acronym":"RAID '21","location":"San Sebastian Spain"},"container-title":["24th International Symposium on Research in Attacks, Intrusions and Defenses"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3471621.3471857","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3471621.3471857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:49Z","timestamp":1750195489000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3471621.3471857"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":64,"alternative-id":["10.1145\/3471621.3471857","10.1145\/3471621"],"URL":"https:\/\/doi.org\/10.1145\/3471621.3471857","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}