{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T00:41:48Z","timestamp":1768524108050,"version":"3.49.0"},"reference-count":94,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"French government\u2019s IRT Nanoelec program","award":["ANR-10-AIRT-05"],"award-info":[{"award-number":["ANR-10-AIRT-05"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2022,1,31]]},"abstract":"<jats:p>With the advances in the field of the Internet of Things (IoT) and Industrial IoT (IIoT), these devices are increasingly used in daily life or industry. To reduce costs related to the time required to develop these devices, security features are usually not considered. This situation creates a major security concern. Many solutions have been proposed to protect IoT\/IIoT against various attacks, most of which are based on attacks involving physical access. However, a new class of attacks has emerged targeting hardware vulnerabilities in the micro-architecture that do not require physical access. We present attacks based on micro-architectural hardware vulnerabilities and the side effects they produce in the system. In addition, we present security mechanisms that can be implemented to address some of these attacks. Most of the security mechanisms target a small set of attack vectors or a single specific attack vector. As many attack vectors exist, solutions must be found to protect against a wide variety of threats. This survey aims to inform designers about the side effects related to attacks and detection mechanisms that have been described in the literature. For this purpose, we present two tables listing and classifying the side effects and detection mechanisms based on the given criteria.<\/jats:p>","DOI":"10.1145\/3471936","type":"journal-article","created":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T22:50:18Z","timestamp":1631573418000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["A Comprehensive Survey of Attacks without Physical Access Targeting Hardware Vulnerabilities in IoT\/IIoT Devices, and Their Detection Mechanisms"],"prefix":"10.1145","volume":"27","author":[{"given":"Nikolaos-Foivos","family":"Polychronou","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI, DSYS, Grenoble, Isere, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Henri","family":"Thevenon","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI, DSYS, Grenoble, Isere, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maxime","family":"Puys","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI, DSYS, Grenoble, Isere, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent","family":"Beroulle","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble INP, LCIS, Valence, Drome, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,9,13]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the International Conference on Internet Computing. CSREA Press.","author":"Abuelyaman Eltayeb Salih","year":"2005","unstructured":"Eltayeb Salih Abuelyaman and Balasubramanian Devadoss . 2005 . Differential fault analysis . In Proceedings of the International Conference on Internet Computing. CSREA Press. Eltayeb Salih Abuelyaman and Balasubramanian Devadoss. 2005. Differential fault analysis. In Proceedings of the International Conference on Internet Computing. CSREA Press."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2980522"},{"key":"e_1_2_1_3_1","first-page":"613","article-title":"MeltdownDetector: A runtime approach for detecting meltdown attacks","volume":"2019","author":"Akyildiz Taha Atahan","year":"2019","unstructured":"Taha Atahan Akyildiz , Can Berk Guzgeren , Cemal Yilmaz , and Erkay Savas . 2019 . MeltdownDetector: A runtime approach for detecting meltdown attacks . IACR Cryptol. ePrint Arch. 2019 (2019), 613 . Retrieved from https:\/\/doieprint.iacr.org\/2019\/613. Taha Atahan Akyildiz, Can Berk Guzgeren, Cemal Yilmaz, and Erkay Savas. 2019. MeltdownDetector: A runtime approach for detecting meltdown attacks. IACR Cryptol. ePrint Arch. 2019 (2019), 613. Retrieved from https:\/\/doieprint.iacr.org\/2019\/613.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_2_1_4_1","unstructured":"ARM. 2009. ARM1176JZF-S technical reference manual (Revision H). Retrieved from https:\/\/developer.arm.com\/documentation\/ddi0301\/h.  ARM. 2009. ARM1176JZF-S technical reference manual (Revision H). Retrieved from https:\/\/developer.arm.com\/documentation\/ddi0301\/h."},{"key":"e_1_2_1_5_1","unstructured":"ARM. 2013. CoreSight Technical Introduction (Version 1.0). Retrieved from https:\/\/developer.arm.com\/documentation\/epm039795\/latest.  ARM. 2013. CoreSight Technical Introduction (Version 1.0). Retrieved from https:\/\/developer.arm.com\/documentation\/epm039795\/latest."},{"key":"e_1_2_1_6_1","unstructured":"ARM. 2016. ARMv8-M Processor Debug (Version 1.0). Retrieved from https:\/\/developer.arm.com\/documentation\/100734\/0100\/.  ARM. 2016. ARMv8-M Processor Debug (Version 1.0). Retrieved from https:\/\/developer.arm.com\/documentation\/100734\/0100\/."},{"key":"e_1_2_1_7_1","unstructured":"ARM. 2017. Arm Compiler User Guide (Version 6.9). Retrieved from https:\/\/developer.arm.com\/documentation\/100748\/0609.  ARM. 2017. Arm Compiler User Guide (Version 6.9). Retrieved from https:\/\/developer.arm.com\/documentation\/100748\/0609."},{"key":"e_1_2_1_8_1","unstructured":"ARM. 2017. ARM Cortex-R52 Processor Technical Reference Manual (Version 1.0). Retrieved from https:\/\/developer.arm.com\/documentation\/100026\/0100.  ARM. 2017. ARM Cortex-R52 Processor Technical Reference Manual (Version 1.0). Retrieved from https:\/\/developer.arm.com\/documentation\/100026\/0100."},{"key":"e_1_2_1_9_1","unstructured":"ARM. 2018. Arm Cortex-A76AE Core Technical Reference Manual (Version 0.1). Retrieved from https:\/\/developer.arm.com\/documentation\/101392\/0000\/.  ARM. 2018. Arm Cortex-A76AE Core Technical Reference Manual (Version 0.1). Retrieved from https:\/\/developer.arm.com\/documentation\/101392\/0000\/."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862424"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.14"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the IEEE International Conference on Very Large Scale Integration(IFIP Advances in Information and Communication Technology","volume":"240","author":"Beroulle Vincent","year":"2014","unstructured":"Vincent Beroulle , Philippe Candelier , Stephan De Castro , Giorgio Di Natale , Jean-Max Dutertre , Marie-Lise Flottes , David H\u00e9ly , Guillaume Hubert , R\u00e9gis Leveugle , Feng Lu , Paolo Maistri , Athanasios Papadimitriou , Bruno Rouzeyre , Cl\u00e9ment Tavernier , and Pierre Vanhauwaert . 2014 . Laser-induced fault effects in security-dedicated circuits . In Proceedings of the IEEE International Conference on Very Large Scale Integration(IFIP Advances in Information and Communication Technology , Vol. 464), Luc Claesen, Mar\u00eda Teresa Sanz-Pascual, Ricardo Reis, and Arturo Sarmiento-Reyes (Eds.). Springer, 220\u2013 240 . DOI:https:\/\/doi.org\/10.1007\/978-3-319-25279-7_12 Vincent Beroulle, Philippe Candelier, Stephan De Castro, Giorgio Di Natale, Jean-Max Dutertre, Marie-Lise Flottes, David H\u00e9ly, Guillaume Hubert, R\u00e9gis Leveugle, Feng Lu, Paolo Maistri, Athanasios Papadimitriou, Bruno Rouzeyre, Cl\u00e9ment Tavernier, and Pierre Vanhauwaert. 2014. Laser-induced fault effects in security-dedicated circuits. In Proceedings of the IEEE International Conference on Very Large Scale Integration(IFIP Advances in Information and Communication Technology, Vol. 464), Luc Claesen, Mar\u00eda Teresa Sanz-Pascual, Ricardo Reis, and Arturo Sarmiento-Reyes (Eds.). Springer, 220\u2013240. DOI:https:\/\/doi.org\/10.1007\/978-3-319-25279-7_12"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/3154768.3154779"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/3277203.3277277"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2910104"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361356"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361356"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9083-9"},{"key":"e_1_2_1_19_1","unstructured":"Pierre Carru. 2017. Attack trustzone with rowhammer. Retrieved from https:\/\/grehack.fr\/2017\/program.  Pierre Carru. 2017. Attack trustzone with rowhammer. Retrieved from https:\/\/grehack.fr\/2017\/program."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/1978246.1978332"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274704"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICTC46691.2019.8939797"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855563"},{"key":"e_1_2_1_25_1","volume-title":"Intel\u00ae 64 and IA32 Architectures Performance Monitoring Events","author":"Intel Corporation","unstructured":"Intel Corporation . 2017. Intel\u00ae 64 and IA32 Architectures Performance Monitoring Events . Intel Corporation . Intel Corporation. 2017. Intel\u00ae 64 and IA32 Architectures Performance Monitoring Events. Intel Corporation."},{"key":"e_1_2_1_26_1","unstructured":"Intel Corporation. 2020. Q2 2018 speculative execution side channel update. Retrieved from https:\/\/www.intel.com\/content\/www\/us\/en\/security-center\/advisory\/intel-sa-00115.html.  Intel Corporation. 2020. Q2 2018 speculative execution side channel update. Retrieved from https:\/\/www.intel.com\/content\/www\/us\/en\/security-center\/advisory\/intel-sa-00115.html."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the IEEE High Performance Extreme Computing Conference. IEEE, 1\u20138. DOI:https:\/\/doi.org\/10","author":"Ehret Alan","year":"2019","unstructured":"Alan Ehret , Karen Gettings , Bruce R. Jordan , and Michel A. Kinsy . 2019. A survey on hardware security techniques targeting low-power SoC designs . In Proceedings of the IEEE High Performance Extreme Computing Conference. IEEE, 1\u20138. DOI:https:\/\/doi.org\/10 .1109\/HPEC. 2019 .8916486 Alan Ehret, Karen Gettings, Bruce R. Jordan, and Michel A. Kinsy. 2019. A survey on hardware security techniques targeting low-power SoC designs. In Proceedings of the IEEE High Performance Extreme Computing Conference. IEEE, 1\u20138. DOI:https:\/\/doi.org\/10.1109\/HPEC.2019.8916486"},{"key":"e_1_2_1_28_1","unstructured":"David Fiser and William Gamazo Sanchez. 2018. Detecting attacks that exploit meltdown and spectre with performance counters. Retrieved from https:\/\/www.trendmicro.com\/en_us\/research\/18\/c\/detecting-attacks-that-exploit-meltdown-and-spectre-with-performance-counters.html.  David Fiser and William Gamazo Sanchez. 2018. Detecting attacks that exploit meltdown and spectre with performance counters. Retrieved from https:\/\/www.trendmicro.com\/en_us\/research\/18\/c\/detecting-attacks-that-exploit-meltdown-and-spectre-with-performance-counters.html."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"e_1_2_1_30_1","unstructured":"Ulf Frisk. 2016. pcileech. Retrieved from https:\/\/doigithub.com\/ufrisk\/pcileech.  Ulf Frisk. 2016. pcileech. Retrieved from https:\/\/doigithub.com\/ufrisk\/pcileech."},{"key":"e_1_2_1_31_1","volume-title":"ARMOR: A Run-time Memory Hot-Row Detector. Retreived on","author":"Ghasempour Mohsen","year":"2015","unstructured":"Mohsen Ghasempour , Mikel Lujan , and Jim Garside . 2015 . ARMOR: A Run-time Memory Hot-Row Detector. Retreived on 26 June, 2020 from http:\/\/apt.cs.manchester.ac.uk\/projects\/ARMOR\/RowHammer\/. Mohsen Ghasempour, Mikel Lujan, and Jim Garside. 2015. ARMOR: A Run-time Memory Hot-Row Detector. Retreived on 26 June, 2020 from http:\/\/apt.cs.manchester.ac.uk\/projects\/ARMOR\/RowHammer\/."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.2006.409"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/3277203.3277275"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24174-6_6"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978356"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_2_1_38_1","unstructured":"Daniel Gruss Michael Schwarz and Moritz Tipp. 2020. Retrieved from https:\/\/www.youtube.com\/watch?v=UTSJf05pw-0.  Daniel Gruss Michael Schwarz and Moritz Tipp. 2020. Retrieved from https:\/\/www.youtube.com\/watch?v=UTSJf05pw-0."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831143.2831200"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_1"},{"key":"e_1_2_1_41_1","unstructured":"Jann Horn. 2018. Speculative execution variant 4: Speculative store bypass. Retrieved from https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528.  Jann Horn. 2018. Speculative execution variant 4: Speculative store bypass. Retrieved from https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3176258.3176316"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_2_1_44_1","volume-title":"Waldspurger","author":"Kiriansky Vladimir","year":"2018","unstructured":"Vladimir Kiriansky and Carl A . Waldspurger . 2018 . Speculative buffer overflows: Attacks and defenses. CoRR abs\/1807.03757 (2018). Vladimir Kiriansky and Carl A. Waldspurger. 2018. Speculative buffer overflows: Attacks and defenses. CoRR abs\/1807.03757 (2018)."},{"key":"e_1_2_1_45_1","volume-title":"Spectre attacks: Exploiting speculative execution. CoRR abs\/1801.01203","author":"Kocher Paul","year":"2018","unstructured":"Paul Kocher , Daniel Genkin , Daniel Gruss , Werner Haas , Mike Hamburg , Moritz Lipp , Stefan Mangard , Thomas Prescher , Michael Schwarz , and Yuval Yarom . 2018. Spectre attacks: Exploiting speculative execution. CoRR abs\/1801.01203 ( 2018 ). Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2018. Spectre attacks: Exploiting speculative execution. CoRR abs\/1801.01203 (2018)."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.201"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.20"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.5555\/3307423.3307426"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-1002-1_47"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"e_1_2_1_52_1","unstructured":"Nica Latto. 2020. What Are Meltdown and Spectre?Avast Academy - Security - Other threats. Retrieved from https:\/\/www.avast.com\/c-meltdown-spectre.  Nica Latto. 2020. What Are Meltdown and Spectre?Avast Academy - Security - Other threats. Retrieved from https:\/\/www.avast.com\/c-meltdown-spectre."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2018.8645918"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2019.00090"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.5555\/3277203.3277276"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_2_1_58_1","volume-title":"Lokhande and Deepti Vidyarthi","author":"Vaibhav","year":"2019","unstructured":"Vaibhav G. Lokhande and Deepti Vidyarthi . 2019 . A study of hardware architecture based attacks to bypass operating system security. Secur. Priv . 2, 4 (2019). DOI:https:\/\/doi.org\/10.1002\/spy2.81 Vaibhav G. Lokhande and Deepti Vidyarthi. 2019. A study of hardware architecture based attacks to bypass operating system security. Secur. Priv. 2, 4 (2019). DOI:https:\/\/doi.org\/10.1002\/spy2.81"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2771206"},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the 26th Network and Distributed System Security Symposium. The Internet Society.","author":"Markettos A. Theodore","unstructured":"A. Theodore Markettos , Colin Rothwell , Brett F. Gutstein , Allison Pearce , Peter G. Neumann , Simon W. Moore , and Robert N. M. Watson . 2019. Thunderclap: Exploring vulnerabilities in operating system IOMMU protection via DMA from untrustworthy peripherals . In Proceedings of the 26th Network and Distributed System Security Symposium. The Internet Society. Retrieved from https:\/\/www.ndss-symposium.org\/ndss-paper\/thunderclap-exploring-vulnerabilities-in-operating-system-iommu-protection-via-dma-from-untrustworthy-peripherals\/. A. Theodore Markettos, Colin Rothwell, Brett F. Gutstein, Allison Pearce, Peter G. Neumann, Simon W. Moore, and Robert N. M. Watson. 2019. Thunderclap: Exploring vulnerabilities in operating system IOMMU protection via DMA from untrustworthy peripherals. In Proceedings of the 26th Network and Distributed System Security Symposium. The Internet Society. Retrieved from https:\/\/www.ndss-symposium.org\/ndss-paper\/thunderclap-exploring-vulnerabilities-in-operating-system-iommu-protection-via-dma-from-untrustworthy-peripherals\/."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831143.2831198"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/LADC.2016.31"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/CIC.2016.065"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241193"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2883027"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00061"},{"key":"e_1_2_1_68_1","unstructured":"Graz University of Technology. 2018. Meltdown and Spectre vulnerabilities in modern computers leak passwords and sensitive data. Retrieved from https:\/\/doimeltdownattack.com\/.  Graz University of Technology. 2018. Meltdown and Spectre vulnerabilities in modern computers leak passwords and sensitive data. Retrieved from https:\/\/doimeltdownattack.com\/."},{"key":"e_1_2_1_69_1","volume-title":"Luis A. Villa Vargas, Her\u00f3n Molina Lozano, and Cuauht\u00e9moc Peredo Mac\u00edas.","author":"Garc\u00eda Ordaz Jos\u00e9 R.","year":"2012","unstructured":"Jos\u00e9 R. Garc\u00eda Ordaz , Marco Antonio Ram\u00edrez Salinas , Luis A. Villa Vargas, Her\u00f3n Molina Lozano, and Cuauht\u00e9moc Peredo Mac\u00edas. 2012 . A reorder buffer design for high performance processors. Computac. Sist. 16, 1 (2012). Retrieved from http:\/\/cys.cic.ipn.mx\/ojs\/index.php\/CyS\/article\/view\/1369. Jos\u00e9 R. Garc\u00eda Ordaz, Marco Antonio Ram\u00edrez Salinas, Luis A. Villa Vargas, Her\u00f3n Molina Lozano, and Cuauht\u00e9moc Peredo Mac\u00edas. 2012. A reorder buffer design for high performance processors. Computac. Sist. 16, 1 (2012). Retrieved from http:\/\/cys.cic.ipn.mx\/ojs\/index.php\/CyS\/article\/view\/1369."},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813708"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30806-7_9"},{"key":"e_1_2_1_73_1","unstructured":"Colin Percival. 2005. Cache Missing for Fun and Profit.BSDCan.  Colin Percival. 2005. Cache Missing for Fun and Profit.BSDCan."},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241139"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/3291047"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495576"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354201"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.107"},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.9"},{"key":"e_1_2_1_80_1","unstructured":"Nahi Jnanena Sadrusham. 2015. Timing Constraints. Retrieved from http:\/\/asic-soc.blogspot.com\/2015\/02\/timing-constraints.html.  Nahi Jnanena Sadrusham. 2015. Timing Constraints. Retrieved from http:\/\/asic-soc.blogspot.com\/2015\/02\/timing-constraints.html."},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.5555\/3359043.3359044"},{"key":"e_1_2_1_82_1","volume-title":"A comprehensive survey on attacks, security issues and blockchain solutions for IoT and IIoT. J. Netw. Comput. Appl. 149","author":"Sengupta Jayasree","year":"2020","unstructured":"Jayasree Sengupta , Sushmita Ruj , and Sipra Das Bit . 2020. A comprehensive survey on attacks, security issues and blockchain solutions for IoT and IIoT. J. Netw. Comput. Appl. 149 ( 2020 ). DOI:https:\/\/doi.org\/10.1016\/j.jnca.2019.102481 Jayasree Sengupta, Sushmita Ruj, and Sipra Das Bit. 2020. A comprehensive survey on attacks, security issues and blockchain solutions for IoT and IIoT. J. Netw. Comput. Appl. 149 (2020). DOI:https:\/\/doi.org\/10.1016\/j.jnca.2019.102481"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2614497"},{"key":"e_1_2_1_84_1","volume-title":"LazyFP: Leaking FPU register state using microarchitectural side-channels. CoRR abs\/1806.07480","author":"Stecklina Julian","year":"2018","unstructured":"Julian Stecklina and Thomas Prescher . 2018. LazyFP: Leaking FPU register state using microarchitectural side-channels. CoRR abs\/1806.07480 ( 2018 ). Julian Stecklina and Thomas Prescher. 2018. LazyFP: Leaking FPU register state using microarchitectural side-channels. CoRR abs\/1806.07480 (2018)."},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-41284-4_1"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37300-8_2"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0046-1"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2015.19"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241272"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_2_1_91_1","unstructured":"Thomas Willhalm Roman Dementiev and Patrick Fay. 2012. Intel performance counter monitor-a better way to measure CPU utilization. Retrieved from Dosegljivo: https:\/\/software.intel.com\/en-us\/articles\/intelperformance-countermonitor-a-better-way-to-measure-cpu-utilization.  Thomas Willhalm Roman Dementiev and Patrick Fay. 2012. Intel performance counter monitor-a better way to measure CPU utilization. Retrieved from Dosegljivo: https:\/\/software.intel.com\/en-us\/articles\/intelperformance-countermonitor-a-better-way-to-measure-cpu-utilization."},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.5555\/2671225.2671271"},{"key":"e_1_2_1_93_1","first-page":"980","article-title":"TruSpy: Cache side-channel information leakage from the secure world on ARM devices","volume":"2016","author":"Zhang Ning","year":"2016","unstructured":"Ning Zhang , Kun Sun , Deborah Shands , Wenjing Lou , and Y. Thomas Hou . 2016 . TruSpy: Cache side-channel information leakage from the secure world on ARM devices . IACR Cryptol. ePrint Arch. 2016 (2016), 980 . Retrieved from http:\/\/eprint.iacr.org\/2016\/980. Ning Zhang, Kun Sun, Deborah Shands, Wenjing Lou, and Y. Thomas Hou. 2016. TruSpy: Cache side-channel information leakage from the secure world on ARM devices. IACR Cryptol. ePrint Arch. 2016 (2016), 980. Retrieved from http:\/\/eprint.iacr.org\/2016\/980.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/3038228.3038233"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3471936","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3471936","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:24:49Z","timestamp":1750195489000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3471936"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,13]]},"references-count":94,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1,31]]}},"alternative-id":["10.1145\/3471936"],"URL":"https:\/\/doi.org\/10.1145\/3471936","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,13]]},"assertion":[{"value":"2021-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-09-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}