{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T22:53:18Z","timestamp":1775083998389,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ERDF Operational Program of Catalonia 2014-2020","award":["001-P-001723"],"award-info":[{"award-number":["001-P-001723"]}]},{"DOI":"10.13039\/100014440","name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades","doi-asserted-by":"publisher","award":["PID2019-107255GB- C21, PID2019- 107255GB-C21 es PN020700"],"award-info":[{"award-number":["PID2019-107255GB- C21, PID2019- 107255GB-C21 es PN020700"]}],"id":[{"id":"10.13039\/100014440","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Horizon 2020 Framework Programme","award":["826647, 779877"],"award-info":[{"award-number":["826647, 779877"]}]},{"name":"Juan de la Cierva postdoctoral fellowship","award":["IJCI-2017-33945"],"award-info":[{"award-number":["IJCI-2017-33945"]}]},{"name":"Ajuts per a la contractaci\u00f3 de personal investigador novell","award":["2021FI B00994"],"award-info":[{"award-number":["2021FI B00994"]}]},{"name":"Ram\u00f3n y Cajal fellowship","award":["RYC-2016-21104"],"award-info":[{"award-number":["RYC-2016-21104"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1145\/3472456.3472461","type":"proceedings-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T18:46:04Z","timestamp":1633459564000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["gem5 + rtl: A Framework to Enable RTL Models Inside a Full-System Simulator"],"prefix":"10.1145","author":[{"given":"Guillem","family":"L\u00f3pez-Parad\u00eds","sequence":"first","affiliation":[{"name":"BARCELONA SUPERCOMPUTING CENTER, Spain"}]},{"given":"Adri\u00e0","family":"Armejach","sequence":"additional","affiliation":[{"name":"BARCELONA SUPERCOMPUTING CENTER, Spain"}]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[{"name":"BARCELONA SUPERCOMPUTING CENTER, Spain"}]}],"member":"320","published-online":{"date-parts":[[2021,10,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2018. NVDLA Github webpage. (2018). https:\/\/github.com\/nvdla\/hw  2018. NVDLA Github webpage. (2018). https:\/\/github.com\/nvdla\/hw"},{"key":"e_1_3_2_1_2_1","unstructured":"Anandtech. 2019. Hot Chips 31: Tesla Solution for Full Self Driving Car. (2019). https:\/\/www.anandtech.com\/show\/14766\/hot-chips-31-live-blogs-tesla-solution-for-full-self-driving  Anandtech. 2019. Hot Chips 31: Tesla Solution for Full Self Driving Car. (2019). https:\/\/www.anandtech.com\/show\/14766\/hot-chips-31-live-blogs-tesla-solution-for-full-self-driving"},{"key":"e_1_3_2_1_3_1","volume-title":"High Performance Computer Architecture, 2013 IEEE 19th International Symposium on. 448\u2013459","author":"K.","unstructured":"Ehsan\u00a0 K. Ardestani and Jose Renau. 2013. ESESC: A fast multicore simulator using Time-Based Sampling . In High Performance Computer Architecture, 2013 IEEE 19th International Symposium on. 448\u2013459 . Ehsan\u00a0K. Ardestani and Jose Renau. 2013. ESESC: A fast multicore simulator using Time-Based Sampling. In High Performance Computer Architecture, 2013 IEEE 19th International Symposium on. 448\u2013459."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1496909.1496921"},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. 2011. AMBA AXI and ACE Protocol Specification.(2011). https:\/\/static.docs.arm.com\/ihi0022\/g\/IHI0022G_amba_axi_protocol_spec.pdf  ARM. 2011. AMBA AXI and ACE Protocol Specification.(2011). https:\/\/static.docs.arm.com\/ihi0022\/g\/IHI0022G_amba_axi_protocol_spec.pdf"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/611892.611918"},{"key":"e_1_3_2_1_7_1","volume-title":"DAC Design Automation Conference","author":"Bachrach J.","year":"2012","unstructured":"J. Bachrach , H. Vo , B. Richards , Y. Lee , A. Waterman , R. Avi\u017eienis , J. Wawrzynek , and K. Asanovi\u0107 . 2012. Chisel: Constructing hardware in a Scala embedded language . In DAC Design Automation Conference 2012 . J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avi\u017eienis, J. Wawrzynek, and K. Asanovi\u0107. 2012. Chisel: Constructing hardware in a Scala embedded language. In DAC Design Automation Conference 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_9_1","volume-title":"Storage and Analysis, 2011 International Conference for. 1\u201312","author":"Carlson E","year":"2011","unstructured":"Trevor\u00a0 E Carlson , Wim Heirman , and Lieven Eeckhout . 2011 . Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In High Performance Computing, Networking , Storage and Analysis, 2011 International Conference for. 1\u201312 . Trevor\u00a0E Carlson, Wim Heirman, and Lieven Eeckhout. 2011. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In High Performance Computing, Networking, Storage and Analysis, 2011 International Conference for. 1\u201312."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"D. Chiou D. Sunwoo J. Kim N.\u00a0A. Patil W. Reinhart D.\u00a0E. Johnson J. Keefe and H. Angepat. 2007. FPGA-Accelerated Simulation Technologies (FAST): Fast Full-System Cycle-Accurate Simulators. In MICRO.  D. Chiou D. Sunwoo J. Kim N.\u00a0A. Patil W. Reinhart D.\u00a0E. Johnson J. Keefe and H. Angepat. 2007. FPGA-Accelerated Simulation Technologies (FAST): Fast Full-System Cycle-Accurate Simulators. In MICRO.","DOI":"10.1109\/MICRO.2007.36"},{"key":"e_1_3_2_1_11_1","unstructured":"Cobham-Gaisler. 2006. LEON3FT Fault-tolerant processor. (2006). https:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3ft  Cobham-Gaisler. 2006. LEON3FT Fault-tolerant processor. (2006). https:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3ft"},{"key":"e_1_3_2_1_12_1","volume-title":"PARADE: A cycle-accurate full-system simulation Platform for Accelerator-Rich Architectural Design and Exploration. In ICCAD.","author":"Cong J.","year":"2015","unstructured":"J. Cong , Z. Fang , M. Gill , and G. Reinman . 2015 . PARADE: A cycle-accurate full-system simulation Platform for Accelerator-Rich Architectural Design and Exploration. In ICCAD. J. Cong, Z. Fang, M. Gill, and G. Reinman. 2015. PARADE: A cycle-accurate full-system simulation Platform for Accelerator-Rich Architectural Design and Exploration. In ICCAD."},{"key":"e_1_3_2_1_13_1","unstructured":"Embecosm. 2019. High Performance SoC Modeling with Verilator. (2019). https:\/\/www.embecosm.com\/appnotes\/ean6\/embecosm-or1k-verilator-tutorial-ean6-issue-1.html  Embecosm. 2019. High Performance SoC Modeling with Verilator. (2019). https:\/\/www.embecosm.com\/appnotes\/ean6\/embecosm-or1k-verilator-tutorial-ean6-issue-1.html"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Farzad Farshchi Qijing Huang and Heechul Yun. 2019. Integrating nvidia deep learning accelerator (nvdla) with risc-v soc on firesim. arXiv preprint arXiv:1903.06495(2019).  Farzad Farshchi Qijing Huang and Heechul Yun. 2019. Integrating nvidia deep learning accelerator (nvdla) with risc-v soc on firesim. arXiv preprint arXiv:1903.06495(2019).","DOI":"10.1109\/EMC249363.2019.00012"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2615617"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"key":"e_1_3_2_1_17_1","unstructured":"Tristan Gingold. 2007. Ghdl. (2007). http:\/\/ghdl.free.fr\/  Tristan Gingold. 2007. Ghdl. (2007). http:\/\/ghdl.free.fr\/"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Martin\u00a0A. Goetz. 1963. Internal and Tape Sorting Using the Replacement-Selection Technique. (1963) 6\u00a0pages.  Martin\u00a0A. Goetz. 1963. Internal and Tape Sorting Using the Replacement-Selection Technique. (1963) 6\u00a0pages.","DOI":"10.1145\/366552.366556"},{"key":"e_1_3_2_1_19_1","volume-title":"MUSA: A Multi-level Simulation Approach for Next-Generation HPC Machines. In SC \u201916. 526\u2013537.","author":"Grass T.","year":"2016","unstructured":"T. Grass , C. Allande , A. Armejach , A. Rico , E. Ayguade , J. Labarta , M. Valero , M. Casas , and M. Moreto . 2016 . MUSA: A Multi-level Simulation Approach for Next-Generation HPC Machines. In SC \u201916. 526\u2013537. T. Grass, C. Allande, A. Armejach, A. Rico, E. Ayguade, J. Labarta, M. Valero, M. Casas, and M. Moreto. 2016. MUSA: A Multi-level Simulation Approach for Next-Generation HPC Machines. In SC \u201916. 526\u2013537."},{"key":"e_1_3_2_1_20_1","volume":"5","author":"Hoare R.","year":"1962","unstructured":"C.\u00a0A.\u00a0 R. Hoare . 1962 . Quicksort. Comput. J. 5 , 1 (01 1962), 10\u201316. C.\u00a0A.\u00a0R. Hoare. 1962. Quicksort. Comput. J. 5, 1 (01 1962), 10\u201316.","journal-title":"Quicksort. Comput. J."},{"key":"e_1_3_2_1_21_1","volume-title":"45th ISCA. 29\u201342.","author":"Karandikar S.","unstructured":"S. Karandikar , H. Mao , D. Kim , D. Biancolin , A. Amid , and D.\u00a0 Lee et al. 2018. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud . In 45th ISCA. 29\u201342. S. Karandikar, H. Mao, D. Kim, D. Biancolin, A. Amid, and D.\u00a0Lee et al.2018. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In 45th ISCA. 29\u201342."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"A. Khan M. Vijayaraghavan S. Boyd-Wickizer and Arvind. 2012. Fast and cycle-accurate modeling of a multicore processor. In ISPASS.  A. Khan M. Vijayaraghavan S. Boyd-Wickizer and Arvind. 2012. Fast and cycle-accurate modeling of a multicore processor. In ISPASS.","DOI":"10.1109\/ISPASS.2012.6189224"},{"key":"e_1_3_2_1_23_1","unstructured":"Sheng Li Jung\u00a0Ho Ahn Richard\u00a0D. Strong Jay\u00a0B. Brockman Dean\u00a0M. Tullsen and Norman\u00a0P. Jouppi. 2009. McPAT: An Integrated Power Area and Timing Modeling Framework for Multicore and Manycore Architectures. In MICRO \u201909.  Sheng Li Jung\u00a0Ho Ahn Richard\u00a0D. Strong Jay\u00a0B. Brockman Dean\u00a0M. Tullsen and Norman\u00a0P. Jouppi. 2009. McPAT: An Integrated Power Area and Timing Modeling Framework for Multicore and Manycore Architectures. In MICRO \u201909."},{"key":"e_1_3_2_1_24_1","volume-title":"PAAS: A system level simulator for heterogeneous computing architectures. In FPL.","author":"Liang T.","year":"2007","unstructured":"T. Liang , L. Feng , S. Sinha , and W. Zhang . 2007 . PAAS: A system level simulator for heterogeneous computing architectures. In FPL. T. Liang, L. Feng, S. Sinha, and W. Zhang. 2007. PAAS: A system level simulator for heterogeneous computing architectures. In FPL."},{"key":"e_1_3_2_1_25_1","unstructured":"Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger 2020. The gem5 Simulator: Version 20.0+. CoRR abs\/2007.03152(2020).  Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger 2020. The gem5 Simulator: Version 20.0+. CoRR abs\/2007.03152(2020)."},{"key":"e_1_3_2_1_26_1","unstructured":"NVIDIA. 2018. Integrator\u2019s Manual. (2018). http:\/\/nvdla.org\/hw\/v1\/integration_guide.html  NVIDIA. 2018. Integrator\u2019s Manual. (2018). http:\/\/nvdla.org\/hw\/v1\/integration_guide.html"},{"key":"e_1_3_2_1_27_1","unstructured":"NVIDIA. 2019. Jetson AGX Xavier and the new era of autonomous machines. (2019). http:\/\/info.nvidia.com\/rs\/156-OFN-742\/images\/Jetson_AGX_Xavier_New_Era_Autonomous_Machines.pdf  NVIDIA. 2019. Jetson AGX Xavier and the new era of autonomous machines. (2019). http:\/\/info.nvidia.com\/rs\/156-OFN-742\/images\/Jetson_AGX_Xavier_New_Era_Autonomous_Machines.pdf"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER49012.2020.00075"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"M. Pellauer M. Adler M. Kinsy A. Parashar and J. Emer. 2011. HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing. In 17th HPCA. 406\u2013417.  M. Pellauer M. Adler M. Kinsy A. Parashar and J. Emer. 2011. HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing. In 17th HPCA. 406\u2013417.","DOI":"10.1109\/HPCA.2011.5749747"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Daniel Sanchez and Christos Kozyrakis. 2013. ZSim: fast and accurate microarchitectural simulation of thousand-core systems. In ACM SIGARCH Computer Architecture News Vol.\u00a041. 475\u2013486.  Daniel Sanchez and Christos Kozyrakis. 2013. ZSim: fast and accurate microarchitectural simulation of thousand-core systems. In ACM SIGARCH Computer Architecture News Vol.\u00a041. 475\u2013486.","DOI":"10.1145\/2508148.2485963"},{"key":"e_1_3_2_1_31_1","unstructured":"Amazon\u00a0Web Services. 2016. Amazon EC2 F1 instances. (2016). https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/  Amazon\u00a0Web Services. 2016. Amazon EC2 F1 instances. (2016). https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"e_1_3_2_1_32_1","volume-title":"Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures. In 41st ISCA.","author":"Shao Yakun\u00a0Sophia","year":"2014","unstructured":"Yakun\u00a0Sophia Shao , Brandon Reagen , Gu-Yeon Wei , and David Brooks . 2014 . Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures. In 41st ISCA. Yakun\u00a0Sophia Shao, Brandon Reagen, Gu-Yeon Wei, and David Brooks. 2014. Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures. In 41st ISCA."},{"key":"e_1_3_2_1_33_1","unstructured":"Y.\u00a0S. Shao S.\u00a0L. Xi V. Srinivasan G. Wei and D. Brooks. 2012. Co-designing accelerators and SoC interfaces using gem5-Aladdin. In MICRO \u201916.  Y.\u00a0S. Shao S.\u00a0L. Xi V. Srinivasan G. Wei and D. Brooks. 2012. Co-designing accelerators and SoC interfaces using gem5-Aladdin. In MICRO \u201916."},{"key":"e_1_3_2_1_34_1","unstructured":"W. Snyder. 2012. Verilator the fast free verilog simulator. (2012). http:\/\/www.veripool.org  W. Snyder. 2012. Verilator the fast free verilog simulator. (2012). http:\/\/www.veripool.org"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Z. Tan A. Waterman R. Avizienis Y. Lee H. Cook D. Patterson and K. Asanovic. 2010. RAMP gold: An FPGA-based architecture simulator for multiprocessors. In DAC. 463\u2013468.  Z. Tan A. Waterman R. Avizienis Y. Lee H. Cook D. Patterson and K. Asanovic. 2010. RAMP gold: An FPGA-based architecture simulator for multiprocessors. In DAC. 463\u2013468.","DOI":"10.1145\/1837274.1837390"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"Rafael Ubal Byunghyun Jang Perhaad Mistry Dana Schaa and David Kaeli. 2012. Multi2Sim: A Simulation Framework for CPU-GPU Computing. In PACT.  Rafael Ubal Byunghyun Jang Perhaad Mistry Dana Schaa and David Kaeli. 2012. Multi2Sim: A Simulation Framework for CPU-GPU Computing. In PACT.","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"}],"event":{"name":"ICPP 2021: 50th International Conference on Parallel Processing","location":"Lemont IL USA","acronym":"ICPP 2021"},"container-title":["50th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3472456.3472461","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3472456.3472461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:48:11Z","timestamp":1750193291000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3472456.3472461"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":37,"alternative-id":["10.1145\/3472456.3472461","10.1145\/3472456"],"URL":"https:\/\/doi.org\/10.1145\/3472456.3472461","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]},"assertion":[{"value":"2021-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}