{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:21:00Z","timestamp":1750220460635,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Technologies R&D Program of China","award":["2018AAA0102102"],"award-info":[{"award-number":["2018AAA0102102"]}]},{"name":"Chongqing Talent","award":["Youth, No. CQYC202005094"],"award-info":[{"award-number":["Youth, No. CQYC202005094"]}]},{"name":"the Opening Project of State Key Laboratory for and Novel Software Technology","award":["KFKT2021B06"],"award-info":[{"award-number":["KFKT2021B06"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61872299, 62032019"],"award-info":[{"award-number":["61872299, 62032019"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1145\/3472456.3472492","type":"proceedings-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T18:39:57Z","timestamp":1633459197000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Intra-page Cache Update in SLC-mode with Partial Programming in High Density SSDs"],"prefix":"10.1145","author":[{"given":"Jun","family":"Li","sequence":"first","affiliation":[{"name":"Southwest University"}]},{"given":"Minjun","family":"Li","sequence":"additional","affiliation":[{"name":"Southwest University"}]},{"given":"Zhigang","family":"Cai","sequence":"additional","affiliation":[{"name":"Southwest University"}]},{"given":"Francois","family":"Trahay","sequence":"additional","affiliation":[{"name":"Telecom SudParis, France"}]},{"given":"Mohamed","family":"Wahib","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology, RIKEN Center for Computational Science, Japan"}]},{"given":"Balazs","family":"Gerofi","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational Science, Japan"}]},{"given":"Zhiming","family":"Liu","sequence":"additional","affiliation":[{"name":"Southwest University"}]},{"given":"Min","family":"Huang","sequence":"additional","affiliation":[{"name":"Southwest University"}]},{"given":"Jianwei","family":"Liao","sequence":"additional","affiliation":[{"name":"Southwest University"}]}],"member":"320","published-online":{"date-parts":[[2021,10,5]]},"reference":[{"volume-title":"USENIX Conference on File and Storage Technologies (FAST)","author":"Kim Bryan S.","key":"e_1_3_2_1_1_1","unstructured":"[ 1 ] Bryan S. Kim , Jongmoo Choi and Sang Lyul Min . Design tradeoffs for SSD reliability . In USENIX Conference on File and Storage Technologies (FAST) , 2019: 281\u2013294. [1] Bryan S. Kim, Jongmoo Choi and Sang Lyul Min. Design tradeoffs for SSD reliability. In USENIX Conference on File and Storage Technologies (FAST), 2019: 281\u2013294."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2733621"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1002\/9781119132639"},{"volume-title":"Proceedings of the ACM on Measurement and Analysis of Computing Systems (POMACS)","author":"Luo Yixin","key":"e_1_3_2_1_4_1","unstructured":"[ 4 ] Yixin Luo , Saugata Ghose , Yu Cai , Erich F. Haratsch , and Onur Mutlu . Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation . In Proceedings of the ACM on Measurement and Analysis of Computing Systems (POMACS) , 2018: 37:1-37:48. DOI: https:\/\/doi.org\/10.1145\/3224432 [4] Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu. Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation. In Proceedings of the ACM on Measurement and Analysis of Computing Systems (POMACS), 2018: 37:1-37:48. DOI: https:\/\/doi.org\/10.1145\/3224432"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2678018"},{"volume-title":"Sangjin Yoo and Dongkun Shin. Reinforcement Learning-Based SLC Cache Technique for Enhancing SSD Write Performance. In USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage)","year":"2020","key":"e_1_3_2_1_6_1","unstructured":"[ 6 ] Sangjin Yoo and Dongkun Shin. Reinforcement Learning-Based SLC Cache Technique for Enhancing SSD Write Performance. In USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage) , 2020 . [6] Sangjin Yoo and Dongkun Shin. Reinforcement Learning-Based SLC Cache Technique for Enhancing SSD Write Performance. In USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage), 2020."},{"volume-title":"Chun Jason Xue. SLC-enabled Wear Leveling for MLC PCM Considering Process Variation. In Annual Design Automation Conference (DAC)","author":"Zhao Mengying","key":"e_1_3_2_1_7_1","unstructured":"[ 7 ] Mengying Zhao , Lei Jiang , Youtao Zhang , and Chun Jason Xue. SLC-enabled Wear Leveling for MLC PCM Considering Process Variation. In Annual Design Automation Conference (DAC) , 2014: 1-6. DOI: https:\/\/doi.org\/10.1145\/2593069.2593217 [7] Mengying Zhao, Lei Jiang, Youtao Zhang, and Chun Jason Xue. SLC-enabled Wear Leveling for MLC PCM Considering Process Variation. In Annual Design Automation Conference (DAC), 2014: 1-6. DOI: https:\/\/doi.org\/10.1145\/2593069.2593217"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.12.009"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4420"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0654"},{"key":"e_1_3_2_1_11_1","unstructured":"[\n  11\n  ]  Micron 4Gb 8Gb and 16Gb x8 NAND Flash Memory Features 2006. https:\/\/datasheetspdf.com\/pdf\/697309\/Micron\/MT29F8G08BAA\/1.  [11] Micron 4Gb 8Gb and 16Gb x8 NAND Flash Memory Features 2006. https:\/\/datasheetspdf.com\/pdf\/697309\/Micron\/MT29F8G08BAA\/1."},{"key":"e_1_3_2_1_12_1","volume-title":"Automation and Test in Europe (DATE), 2017","author":"Feng Yazhi","year":"2017","unstructured":"[ 12 ] Yazhi Feng , Dan Feng , Chenye Yu , Wei Tong , and Jingning Liu . Mapping granularity adaptive ftl based on flash page re-programming. In Design , Automation and Test in Europe (DATE), 2017 . DOI: https:\/\/doi.org\/10.23919\/DATE. 2017 .7927019 [12] Yazhi Feng, Dan Feng, Chenye Yu, Wei Tong, and Jingning Liu. Mapping granularity adaptive ftl based on flash page re-programming. In Design, Automation and Test in Europe (DATE), 2017. DOI: https:\/\/doi.org\/10.23919\/DATE.2017.7927019"},{"volume-title":"International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Liu Chun-Yi","key":"e_1_3_2_1_13_1","unstructured":"[ 13 ] Chun-Yi Liu , Jagadish B. Kotra , Myoungsoo Jung , Mahmut T. Kandemir , and Chita R. Das . SOML Read: Rethinking the Read Operation Granularity of 3D NAND SSDs . In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , 2019: 955-969. DOI: https:\/\/doi.org\/10.1145\/3297858.3304035 [13] Chun-Yi Liu, Jagadish B. Kotra, Myoungsoo Jung, Mahmut T. Kandemir, and Chita R. Das. SOML Read: Rethinking the Read Operation Granularity of 3D NAND SSDs. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2019: 955-969. DOI: https:\/\/doi.org\/10.1145\/3297858.3304035"},{"volume-title":"ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Chen Tseng-Yi","key":"e_1_3_2_1_14_1","unstructured":"[ 14 ] Tseng-Yi Chen , Yuan-Hao Chang , Chien-Chung Ho , and Shuo-Han Chen : Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory . In ACM\/EDAC\/IEEE Design Automation Conference (DAC) , 2016: 92:1-92:6. DOI: https:\/\/doi.org\/10.1145\/2897937.2898018 [14] Tseng-Yi Chen, Yuan-Hao Chang, Chien-Chung Ho, and Shuo-Han Chen: Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory. In ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2016: 92:1-92:6. DOI: https:\/\/doi.org\/10.1145\/2897937.2898018"},{"volume-title":"USENIX Conference on File and Storage Technologies (FAST)","author":"Liu Chun-Yi","key":"e_1_3_2_1_15_1","unstructured":"[ 15 ] Chun-Yi Liu , Jagadish Kotra , Myoungsoo Jung , and Mahmut T. Kandemir . PEN: Design and Evaluation of Partial-Erase for 3D NAND-Based High Density SSDs . In USENIX Conference on File and Storage Technologies (FAST) , 2018: 67-82 [15] Chun-Yi Liu, Jagadish Kotra, Myoungsoo Jung, and Mahmut T. Kandemir. PEN: Design and Evaluation of Partial-Erase for 3D NAND-Based High Density SSDs. In USENIX Conference on File and Storage Technologies (FAST), 2018: 67-82"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2013.6558434"},{"volume-title":"ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Kim Myungsuk","key":"e_1_3_2_1_17_1","unstructured":"[ 17 ] Myungsuk Kim , Jaehoon Lee , Sungjin Lee , Jisung Park , and Jihong Kim . Improving performance and lifetime of large-page NAND storages using erase-free subpage programming . In ACM\/EDAC\/IEEE Design Automation Conference (DAC) , 2017: 1-6. DOI: https:\/\/doi.org\/10.1145\/3061639.3062264 [17] Myungsuk Kim, Jaehoon Lee, Sungjin Lee, Jisung Park, and Jihong Kim. Improving performance and lifetime of large-page NAND storages using erase-free subpage programming. In ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2017: 1-6. DOI: https:\/\/doi.org\/10.1145\/3061639.3062264"},{"key":"e_1_3_2_1_18_1","unstructured":"[\n  18\n  ]  Samsung K9F2G08U0C 2010. https:\/\/datasheetspdf.com\/datasheet\/K9F 2G08U0C.html.  [18] Samsung K9F2G08U0C 2010. https:\/\/datasheetspdf.com\/datasheet\/K9F 2G08U0C.html."},{"volume-title":"USENIX Conference on File and Storage Technologies (FAST)","author":"Zhang Xuebin","key":"e_1_3_2_1_19_1","unstructured":"[ 19 ] Xuebin Zhang and Jiangpeng Li and Hao Wang and Kai Zhao and Tong Zhang . Reducing solid-state storage device write stress through opportunistic in-place delta compression . In USENIX Conference on File and Storage Technologies (FAST) , 2016: 111-124. [19] Xuebin Zhang and Jiangpeng Li and Hao Wang and Kai Zhao and Tong Zhang. Reducing solid-state storage device write stress through opportunistic in-place delta compression. In USENIX Conference on File and Storage Technologies (FAST), 2016: 111-124."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"e_1_3_2_1_21_1","unstructured":"[\n  21\n  ]  Microsoft Production Server Traces. Retrieved from http:\/\/iotta.snia.org\/traces\/158.  [21] Microsoft Production Server Traces. Retrieved from http:\/\/iotta.snia.org\/traces\/158."},{"volume-title":"ACM International Systems and Storage Conference (SYSTOR)","author":"Lee Chunghan","key":"e_1_3_2_1_22_1","unstructured":"[ 22 ] Chunghan Lee , Tatsuo Kumano , Tatsuma Matsuki , Hiroshi Endo , Naoto Fukumoto , and Mariko Sugawara . Understanding storage traffic characteristics on enterprise virtual desktop infrastructure . In ACM International Systems and Storage Conference (SYSTOR) , 2017: 1-11. DOI: https:\/\/doi.org\/10.1145\/3078468.3078479 [22] Chunghan Lee, Tatsuo Kumano, Tatsuma Matsuki, Hiroshi Endo, Naoto Fukumoto, and Mariko Sugawara. Understanding storage traffic characteristics on enterprise virtual desktop infrastructure. In ACM International Systems and Storage Conference (SYSTOR), 2017: 1-11. DOI: https:\/\/doi.org\/10.1145\/3078468.3078479"},{"volume-title":"IEEE International Conference on Cloud Computing (CLOUD)","author":"Ren Zujie","key":"e_1_3_2_1_23_1","unstructured":"[ 23 ] Zujie Ren , Biao Xu , Weisong Shi , Yongjian Ren , Feng Cao , Jiangbin Lin , and Zheng Ye. i Gen : A Realistic Request Generator for Cloud File Systems Benchmarking . In IEEE International Conference on Cloud Computing (CLOUD) , 2016: 343-350. DOI: https:\/\/10.1109\/CLOUD.2016.0053 [23] Zujie Ren, Biao Xu, Weisong Shi, Yongjian Ren, Feng Cao, Jiangbin Lin, and Zheng Ye. iGen: A Realistic Request Generator for Cloud File Systems Benchmarking. In IEEE International Conference on Cloud Computing (CLOUD), 2016: 343-350. DOI: https:\/\/10.1109\/CLOUD.2016.0053"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.60"},{"volume-title":"Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Gao Congming","key":"e_1_3_2_1_25_1","unstructured":"[ 25 ] Congming Gao , Min Ye , Qiao Li , Chun Jason Xue , Youtao Zhang , Liang Shi , and Jun Yang . Constructing large, durable and fast ssd system via reprogramming 3D TLC flash memory . In Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) , 2019: 493-505. DOI: https:\/\/doi.org\/10.1145\/3352460.3358323 [25] Congming Gao, Min Ye, Qiao Li, Chun Jason Xue, Youtao Zhang, Liang Shi, and Jun Yang. Constructing large, durable and fast ssd system via reprogramming 3D TLC flash memory. In Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), 2019: 493-505. DOI: https:\/\/doi.org\/10.1145\/3352460.3358323"},{"volume-title":"IEEE International Solid State Circuits Conference (ISSCC)","author":"Micheloni R.","key":"e_1_3_2_1_26_1","unstructured":"[ 26 ] R. Micheloni , R. Ravasio , A. Marelli , E. Alice , V. Altieri , A. Bovino , L. Crippa , E. Di Martino , L. D\u2019Onofrio , A. Gambardella , E. Grillea , G. Guerra , D. Kim , C. Missiroli , I. Motta , A. Prisco , G. Ragone , M. Romano , M. Sangalli , P. Sauro , M. Scotti , and S. Won . A 4Gb 2b\/cell NAND flash memory with embedded 5b BCH ECC for 36MB\/s system read throughput . In IEEE International Solid State Circuits Conference (ISSCC) , 2006: 497-506. DOI: https:\/\/doi.org\/10.1109\/ISSCC.2006.1696082 [26] R. Micheloni, R. Ravasio, A. Marelli, E. Alice, V. Altieri, A. Bovino, L. Crippa, E. Di Martino, L. D\u2019Onofrio, A. Gambardella, E. Grillea, G. Guerra, D. Kim, C. Missiroli, I. Motta, A. Prisco, G. Ragone, M. Romano, M. Sangalli, P. Sauro, M. Scotti, and S. Won. A 4Gb 2b\/cell NAND flash memory with embedded 5b BCH ECC for 36MB\/s system read throughput. In IEEE International Solid State Circuits Conference (ISSCC), 2006: 497-506. DOI: https:\/\/doi.org\/10.1109\/ISSCC.2006.1696082"}],"event":{"name":"ICPP 2021: 50th International Conference on Parallel Processing","acronym":"ICPP 2021","location":"Lemont IL USA"},"container-title":["50th International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3472456.3472492","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3472456.3472492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:48:11Z","timestamp":1750193291000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3472456.3472492"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":26,"alternative-id":["10.1145\/3472456.3472492","10.1145\/3472456"],"URL":"https:\/\/doi.org\/10.1145\/3472456.3472492","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]},"assertion":[{"value":"2021-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}