{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T03:31:49Z","timestamp":1781062309799,"version":"3.54.1"},"reference-count":44,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2021,11,30]],"date-time":"2021-11-30T00:00:00Z","timestamp":1638230400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002745","name":"Bavarian Research Foundation","doi-asserted-by":"crossref","award":["AZ-1301-17"],"award-info":[{"award-number":["AZ-1301-17"]}],"id":[{"id":"10.13039\/501100002745","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2022,3,31]]},"abstract":"<jats:p>Isolated execution is a concept commonly used for increasing the security of a computer system. In the embedded world, ARM TrustZone technology enables this goal and is currently used on mobile devices for applications such as secure payment or biometric authentication. In this work, we investigate the security benefits achievable through the usage of ARM TrustZone on FPGA-SoCs. We first adapt Microsoft\u2019s implementation of a firmware Trusted Platform Module (fTPM) running inside ARM TrustZone for the Zynq UltraScale+ platform. This adaptation consists in integrating hardware accelerators available on the device to fTPM\u2019s implementation and to enhance fTPM with an entropy source derived from on-chip SRAM start-up patterns. With our approach, we transform a software implementation of a TPM into a hybrid hardware\/software design that could address some of the security drawbacks of the original implementation while keeping its flexibility. To demonstrate the security gains obtained via the usage of ARM TrustZone and our hybrid-TPM on FPGA-SoCs, we propose a framework that combines them for enabling a secure remote bitstream loading. The approach consists in preventing the insecure usages of a bitstream reconfiguration interface that are made possible by the manufacturer and to integrate the interface inside a Trusted Execution Environment.<\/jats:p>","DOI":"10.1145\/3472959","type":"journal-article","created":{"date-parts":[[2021,11,30]],"date-time":"2021-11-30T16:04:28Z","timestamp":1638288268000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM"],"prefix":"10.1145","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1468-6026","authenticated-orcid":false,"given":"Mathieu","family":"Gross","sequence":"first","affiliation":[{"name":"Technical University of Munich, Department of Electrical and Computer Engineering, Chair of Security in Information Technology, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Konrad","family":"Hohentanner","sequence":"additional","affiliation":[{"name":"Fraunhofer Research Institution AISEC, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"Wiehler","sequence":"additional","affiliation":[{"name":"Missing Link Electronics, Neu-Ulm, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georg","family":"Sigl","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Department of Electrical and Computer Engineering, Chair of Security in Information Technology and Fraunhofer Research Institution AISEC, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,11,30]]},"reference":[{"key":"e_1_3_5_2_2","volume-title":"ARM Security Technology - Build a Secure System using TrustZone Technology","year":"2016","unstructured":"ARM. 2016. ARM Security Technology - Build a Secure System using TrustZone Technology. Issue D.c.https:\/\/developer.arm.com\/documentation\/PRD29-GENC-009492\/c."},{"key":"e_1_3_5_3_2","doi-asserted-by":"publisher","DOI":"10.5555\/2739269"},{"key":"e_1_3_5_4_2","unstructured":"Elaine Barker and John Kelsey. 2012. NIST Special Publication 800-90A (A Revision of SP 800-90) Recommendation for Random Number Generation Using Deterministic Random Bit Generators. https:\/\/csrc.nist.gov\/publications\/detail\/sp\/800-90a\/rev-1\/final."},{"key":"e_1_3_5_5_2","doi-asserted-by":"publisher","DOI":"10.5555\/2206233"},{"key":"e_1_3_5_6_2","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361376"},{"key":"e_1_3_5_7_2","first-page":"86","article-title":"Intel SGX explained","volume":"2016","author":"Costan V.","year":"2016","unstructured":"V. Costan and S. Devadas. 2016. Intel SGX explained. IACR Cryptol. ePrint Arch. 2016 (2016), 86.","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"e_1_3_5_8_2","article-title":"MLE OP-TEE for Zynq Ultrascale+ devices","author":"Electronics Missing Link","year":"2020","unstructured":"Missing Link Electronics. 2020. MLE OP-TEE for Zynq Ultrascale+ devices. Retrieved from https:\/\/www.missinglinkelectronics.com\/security.","journal-title":"Retrieved from https:\/\/www.missinglinkelectronics.com\/security"},{"key":"e_1_3_5_9_2","doi-asserted-by":"publisher","DOI":"10.5555\/3489212.3489314"},{"key":"e_1_3_5_10_2","article-title":"Security advisory: Xilinx ZU+ Encrypt Only Secure Boot bypass","year":"2019","unstructured":"F-Secure. 2019. Security advisory: Xilinx ZU+ Encrypt Only Secure Boot bypass. Retrieved from https:\/\/github.com\/ f-secure-foundry\/advisories\/blob\/master\/Security_Advisory-Ref_FSC-HWSEC-VR2019-0001-Xilinx_ZU+-Encrypt_ Only_Secure_Boot_bypass.txt.","journal-title":"Retrieved from https:\/\/github.com\/ f-secure-foundry\/advisories\/blob\/master\/Security_Advisory-Ref_FSC-HWSEC-VR2019-0001-Xilinx_ZU+-Encrypt_ Only_Secure_Boot_bypass.txt"},{"key":"e_1_3_5_11_2","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"key":"e_1_3_5_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-42068-0_7"},{"key":"e_1_3_5_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359568"},{"key":"e_1_3_5_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"issue":"1","key":"e_1_3_5_15_2","first-page":"279","article-title":"Side-channel analysis of the Xilinx Zynq UltraScale+ encryption engine","volume":"2021","author":"Hettwer Benjamin","year":"2021","unstructured":"Benjamin Hettwer, Sebastien Leger, Daniel Fennes, Stefan Gehrer, and Tim G\u00fcneysu. 2021. Side-channel analysis of the Xilinx Zynq UltraScale+ encryption engine. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2021, 1 (2021), 279\u2013304. DOI:https:\/\/doi.org\/10.46586\/tches.v2021.i1.279-304","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"e_1_3_5_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"issue":"1","key":"e_1_3_5_17_2","doi-asserted-by":"crossref","first-page":"e93","DOI":"10.1002\/spy2.93","article-title":"Recent trends in applying TPM to cloud computing","volume":"3","author":"Hosseinzadeh Shohreh","year":"2020","unstructured":"Shohreh Hosseinzadeh, Bernardo Sequeiros, Pedro R. M. In\u00e1cio, and Ville Lepp\u00e4nen. 2020. Recent trends in applying TPM to cloud computing. Secur. Priv. 3, 1 (2020), e93. DOI:https:\/\/doi.org\/10.1002\/spy2.93","journal-title":"Secur. Priv."},{"key":"e_1_3_5_18_2","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1007\/978-3-319-66787-4_21","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2017 (Lecture Notes in Computer Science)","author":"Jacob Nisha","year":"2017","unstructured":"Nisha Jacob, Johann Heyszl, Andreas Zankl, Carsten Rolfes, and Georg Sigl. 2017. How to break secure boot on FPGA SoCs through malicious hardware. In Cryptographic Hardware and Embedded Systems \u2013 CHES 2017 (Lecture Notes in Computer Science), Vol. 10529. Springer, 425\u2013442. DOI:https:\/\/doi.org\/10.1007\/978-3-319-66787-4_21"},{"key":"e_1_3_5_19_2","article-title":"AMD memory encryption","author":"Kaplan David","year":"2016","unstructured":"David Kaplan, Jeremy Powell, and Tom Woller. 2016. AMD memory encryption. White Paper (2016). https:\/\/developer.amd.com\/wordpress\/media\/2013\/12\/AMD_Memory_Encryption_Whitepaper_v7-Public.pdf.","journal-title":"White Paper"},{"key":"e_1_3_5_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3058777"},{"key":"e_1_3_5_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_5_22_2","doi-asserted-by":"crossref","unstructured":"Yongjin Kim and Evan Kim. 2019. hTPM: Hybrid implementation of trusted platform module. 3\u201310. DOI:https:\/\/doi.org\/10.1145\/3338511.3357348","DOI":"10.1145\/3338511.3357348"},{"key":"e_1_3_5_23_2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"e_1_3_5_24_2","doi-asserted-by":"crossref","unstructured":"Vincent Leest Erik Sluis Geert Schrijen Pim Tuyls and Helena Handschuh. 2012. Efficient implementation of true random number generator based on SRAM PUFs. In Cryptography and Security: From Theory to Applications: Essays Dedicated to Jean-Jacques Quisquater on the Occasion of His 65th Birthday David Naccache (Eds.). Springer Berlin Heidelberg 300\u2013318. DOI:10.1007\/978-3-642-28368-0_20","DOI":"10.1007\/978-3-642-28368-0_20"},{"key":"e_1_3_5_25_2","article-title":"OP-TEE: Open Portable Trusted Execution Environment","year":"2020","unstructured":"Linaro. 2020. OP-TEE: Open Portable Trusted Execution Environment. Retrieved from https:\/\/github.com\/OP-TEE.","journal-title":"Retrieved from https:\/\/github.com\/OP-TEE"},{"key":"e_1_3_5_26_2","article-title":"A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions","author":"Maiti Abhranil","year":"2011","unstructured":"Abhranil Maiti, Vikash Gunreddy, and Patrick Schaumont. 2011. A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions. Cryptology ePrint Archive, Report 2011\/657. Retrieved from https:\/\/eprint.iacr.org\/2011\/657.","journal-title":"Cryptology ePrint Archive, Report 2011\/657"},{"key":"e_1_3_5_27_2","article-title":"MS TPM 2.0 Reference Implementation","year":"2020","unstructured":"Microsoft. 2020. MS TPM 2.0 Reference Implementation. Retrieved from https:\/\/github.com\/microsoft\/ms-tpm-20-ref.","journal-title":"Retrieved from https:\/\/github.com\/microsoft\/ms-tpm-20-ref"},{"key":"e_1_3_5_28_2","doi-asserted-by":"publisher","DOI":"10.5555\/3489212.3489328"},{"key":"e_1_3_5_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"e_1_3_5_30_2","volume-title":"Introduction to Trusted Execution Environments","author":"Platform Global","year":"2018","unstructured":"Global Platform. 2018. Introduction to Trusted Execution Environments. https:\/\/globalplatform.wpengine.com\/resource-publication\/introductionto-trusted-execution-environments\/."},{"key":"e_1_3_5_31_2","volume-title":"fTPM: A Firmware-based TPM 2.0 Implementation","author":"Raj Himanshu","year":"2015","unstructured":"Himanshu Raj, Stefan Saroiu, Alec Wolman, Ronald Aigner, Jeremiah Cox, Paul England, Chris Fenner, Kinshuman Kinshumann, Jork Loeser, Dennis Mattoon, Magnus Nystrom, David Robinson, Rob Spiger, Stefan Thom, and David Wooten. 2015. fTPM: A Firmware-based TPM 2.0 Implementation. Technical Report MSR-TR-2015-84. Microsoft Research. Retrieved from https:\/\/www.microsoft.com\/en-us\/research\/publication\/ftpm-a-firmware-based-tpm-2-0-implementation\/."},{"key":"e_1_3_5_32_2","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2493033"},{"key":"e_1_3_5_33_2","doi-asserted-by":"publisher","DOI":"10.3390\/s18113807"},{"key":"e_1_3_5_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134039"},{"key":"e_1_3_5_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/2629423"},{"key":"e_1_3_5_36_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714775"},{"key":"e_1_3_5_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927384"},{"key":"e_1_3_5_38_2","volume-title":"Developing Tamper-resistant Designs with Zynq UltraScale+ Devices","year":"2018","unstructured":"Xilinx. 2018. Developing Tamper-resistant Designs with Zynq UltraScale+ Devices. XAPP1323 (v1.1).https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1323-zynq-usp-tamper-resistant-designs.pdf."},{"key":"e_1_3_5_39_2","volume-title":"Accelerating Cryptographic Performance on the Zynq UltraScale+MPSoC","year":"2019","unstructured":"Xilinx. 2019. Accelerating Cryptographic Performance on the Zynq UltraScale+MPSoC. WP512 (v1.0).https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp512-accelcrypto.pdf."},{"key":"e_1_3_5_40_2","volume-title":"Measured Boot of Zynq UltraScale+ devices","year":"2019","unstructured":"Xilinx. 2019. Measured Boot of Zynq UltraScale+ devices. XAPP1342 (v1.0).https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1342-measured-boot.pdf."},{"key":"e_1_3_5_41_2","article-title":"Solution ZynqMP PL Programming","year":"2020","unstructured":"Xilinx. 2020. Solution ZynqMP PL Programming. Retrieved from https:\/\/xilinx-wiki.atlassian.net\/wiki\/spaces\/A\/pages\/18841847\/Solution+ZynqMP+PL+Programming.","journal-title":"Retrieved from https:\/\/xilinx-wiki.atlassian.net\/wiki\/spaces\/A\/pages\/18841847\/Solution+ZynqMP+PL+Programming"},{"key":"e_1_3_5_42_2","volume-title":"External Secure Storage Using the PUF","author":"(Xilinx) Nathan Menhorn","year":"2018","unstructured":"Nathan Menhorn (Xilinx). 2018. External Secure Storage Using the PUF. XAPP1333 (v1.0).https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1333-external-storage-puf.pdf."},{"key":"e_1_3_5_43_2","article-title":"TruSpy: Cache Side-Channel Information Leakage from the Secure World on ARM Devices","author":"Zhang Ning","year":"2016","unstructured":"Ning Zhang, Kun Sun, Deborah Shands, Wenjing Lou, and Y. Thomas Hou. 2016. TruSpy: Cache Side-Channel Information Leakage from the Secure World on ARM Devices. Cryptology ePrint Archive, Report 2016\/980. Retrieved from https:\/\/eprint.iacr.org\/2016\/980.","journal-title":"Cryptology ePrint Archive, Report 2016\/980"},{"key":"e_1_3_5_44_2","first-page":"229","volume-title":"IEEE Symposium on Security and Privacy (SP\u201918)","author":"Zhao Mark","year":"2018","unstructured":"Mark Zhao and G. Edward Suh. 2018. FPGA-based remote power side-channel attacks. In IEEE Symposium on Security and Privacy (SP\u201918). 229\u2013244. DOI:https:\/\/doi.org\/10.1109\/SP.2018.00049"},{"key":"e_1_3_5_45_2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/2666141.2666145","volume-title":"4th International Workshop on Trustworthy Embedded Devices (TrustED\u201914)","author":"Zhao Shijun","year":"2014","unstructured":"Shijun Zhao, Qianying Zhang, Guangyao Hu, Yu Qin, and Dengguo Feng. 2014. Providing root of trust for ARM TrustZone using on-chip SRAM. In 4th International Workshop on Trustworthy Embedded Devices (TrustED\u201914). Association for Computing Machinery, New York, NY, 25\u201336. DOI:https:\/\/doi.org\/10.1145\/2666141.2666145"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3472959","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3472959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:11:57Z","timestamp":1750191117000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3472959"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,30]]},"references-count":44,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,3,31]]}},"alternative-id":["10.1145\/3472959"],"URL":"https:\/\/doi.org\/10.1145\/3472959","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,30]]},"assertion":[{"value":"2021-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-11-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}