{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T16:09:33Z","timestamp":1774541373954,"version":"3.50.1"},"reference-count":68,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2021,9,3]],"date-time":"2021-09-03T00:00:00Z","timestamp":1630627200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2021,12,31]]},"abstract":"<jats:p>Sparse data applications have irregular access patterns that stymie modern memory architectures. Although hyper-sparse workloads have received considerable attention in the past, moderately-sparse workloads prevalent in machine learning applications, graph processing and HPC have not. Where the former can bypass the cache hierarchy, the latter fit in the cache. This article makes the observation that intelligent, near-processor cache management can improve bandwidth utilization for data-irregular accesses, thereby accelerating moderately-sparse workloads. We propose SortCache, a processor-centric approach to accelerating sparse workloads by introducing accelerators that leverage the on-chip cache subsystem, with minimal programmer intervention.<\/jats:p>","DOI":"10.1145\/3473332","type":"journal-article","created":{"date-parts":[[2021,9,3]],"date-time":"2021-09-03T16:12:01Z","timestamp":1630685521000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["SortCache"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9203-8011","authenticated-orcid":false,"given":"Sriseshan","family":"Srikanth","sequence":"first","affiliation":[{"name":"Georgia Instituteof Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anirudh","family":"Jain","sequence":"additional","affiliation":[{"name":"Georgia Instituteof Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas M.","family":"Conte","sequence":"additional","affiliation":[{"name":"Georgia Instituteof Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik P.","family":"Debenedictis","sequence":"additional","affiliation":[{"name":"Zettaflops, LLC, Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeanine","family":"Cook","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,9,3]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Retrieved on","author":"Labs Intel","year":"2019","unstructured":"Intel Labs . SkimCaffe. Retrieved on Aug 2019 from https:\/\/github.com\/IntelLabs\/SkimCaffe. Intel Labs. SkimCaffe. Retrieved on Aug 2019 from https:\/\/github.com\/IntelLabs\/SkimCaffe."},{"key":"e_1_2_1_2_1","volume-title":"Retrieved on","author":"North Carolina State University","year":"2019","unstructured":"North Carolina State University . Free PDK. Retrieved on Sep 2019 from https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK15:Contents. North Carolina State University. FreePDK. Retrieved on Sep 2019 from https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK15:Contents."},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201914)","author":"Abel A.","year":"2014","unstructured":"A. Abel and J. Reineke . 2014. Reverse engineering of cache replacement policies in Intel microprocessors and their evaluation . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201914) . 141\u2013142. https:\/\/doi.org\/10.1109\/ISPASS. 2014 .6844475 A. Abel and J. Reineke. 2014. Reverse engineering of cache replacement policies in Intel microprocessors and their evaluation. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201914). 141\u2013142. https:\/\/doi.org\/10.1109\/ISPASS.2014.6844475"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917)","author":"Aga S.","year":"2017","unstructured":"S. Aga , S. Jeloka , A. Subramaniyan , S. Narayanasamy , D. Blaauw , and R. Das . 2017. Compute caches . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917) . 481\u2013492. https:\/\/doi.org\/10.1109\/HPCA. 2017 .21 S. Aga, S. Jeloka, A. Subramaniyan, S. Narayanasamy, D. Blaauw, and R. Das. 2017. Compute caches. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917). 481\u2013492. https:\/\/doi.org\/10.1109\/HPCA.2017.21"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3005348"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 28th International Conference on Parallel Architectures and Compilation Techniques (PACT\u201919)","author":"Barredo A.","year":"2019","unstructured":"A. Barredo , J. C. Beard , and M. Moret\u00f3 . 2019. POSTER: SPiDRE: Accelerating sparse memory access patterns . In Proceedings of the 28th International Conference on Parallel Architectures and Compilation Techniques (PACT\u201919) . 483\u2013484. https:\/\/doi.org\/10.1109\/PACT. 2019 .00056 A. Barredo, J. C. Beard, and M. Moret\u00f3. 2019. POSTER: SPiDRE: Accelerating sparse memory access patterns. In Proceedings of the 28th International Conference on Parallel Architectures and Compilation Techniques (PACT\u201919). 483\u2013484. https:\/\/doi.org\/10.1109\/PACT.2019.00056"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078597.3078616"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2014.03.012"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0169-7552(98)00110-X"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS\u201908)","author":"Buluc Aydin","unstructured":"Aydin Buluc and John R. Gilbert . 2008. On the representation and multiplication of hypersparse matrices . In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS\u201908) . IEEE, 1\u201311. Aydin Buluc and John R. Gilbert. 2008. On the representation and multiplication of hypersparse matrices. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS\u201908). IEEE, 1\u201311."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1958016.1958031"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/564691.564710"},{"key":"e_1_2_1_16_1","unstructured":"Synopsys Design Compiler. Retrieved from https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test.html.  Synopsys Design Compiler. Retrieved from https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test.html."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699470"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049670"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the High Performance Extreme Computing Conference (HPEC\u201917)","author":"DeBenedictis Erik P.","unstructured":"Erik P. DeBenedictis , Jeanine Cook , Sriseshan Srikanth , and Thomas M. Conte . 2017. Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C . In Proceedings of the High Performance Extreme Computing Conference (HPEC\u201917) . IEEE, 1\u20137. Erik P. DeBenedictis, Jeanine Cook, Sriseshan Srikanth, and Thomas M. Conte. 2017. Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C. In Proceedings of the High Performance Extreme Computing Conference (HPEC\u201917). IEEE, 1\u20137."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301670"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.41"},{"key":"e_1_2_1_23_1","volume-title":"Albert Maurice Erisman, and John Ker Reid","author":"Duff Iain S.","year":"2017","unstructured":"Iain S. Duff , Albert Maurice Erisman, and John Ker Reid . 2017 . Direct Methods for Sparse Matrices. Oxford University Press . Iain S. Duff, Albert Maurice Erisman, and John Ker Reid. 2017. Direct Methods for Sparse Matrices. Oxford University Press."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/567806.567810"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/355815.355817"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA\u201918)","author":"Eckert C.","year":"2018","unstructured":"C. Eckert , X. Wang , J. Wang , A. Subramaniyan , R. Iyer , D. Sylvester , D. Blaaauw , and R. Das . 2018. Neural cache: Bit-serial in-cache acceleration of deep neural networks . In Proceedings of the ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA\u201918) . 383\u2013396. https:\/\/doi.org\/10.1109\/ISCA. 2018 .00040 C. Eckert, X. Wang, J. Wang, A. Subramaniyan, R. Iyer, D. Sylvester, D. Blaaauw, and R. Das. 2018. Neural cache: Bit-serial in-cache acceleration of deep neural networks. In Proceedings of the ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA\u201918). 383\u2013396. https:\/\/doi.org\/10.1109\/ISCA.2018.00040"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1137\/0613024"},{"key":"e_1_2_1_29_1","volume-title":"Shah","author":"Gilbert John R.","year":"2006","unstructured":"John R. Gilbert , Steve Reinhardt , and Viral B . Shah . 2006 . High-performance graph algorithms from parallel sparse matrices. In Proceedings of the International Workshop on Applied Parallel Computing. Springer , 260\u2013269. John R. Gilbert, Steve Reinhardt, and Viral B. Shah. 2006. High-performance graph algorithms from parallel sparse matrices. In Proceedings of the International Workshop on Applied Parallel Computing. Springer, 260\u2013269."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1137\/130948811"},{"key":"e_1_2_1_31_1","volume-title":"Sparse Matrices and Their Applications","author":"Gustavson Fred G.","unstructured":"Fred G. Gustavson . 1972. Some basic techniques for solving sparse systems of linear equations . In Sparse Matrices and Their Applications . Springer , 41\u201352. Fred G. Gustavson. 1972. Some basic techniques for solving sparse systems of linear equations. In Sparse Matrices and Their Applications. Springer, 41\u201352."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/355791.355796"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"e_1_2_1_34_1","volume-title":"Dally","author":"Han Song","year":"2015","unstructured":"Song Han , Huizi Mao , and William J . Dally . 2015 . Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv:1510.00149. Retrieved from https:\/\/arxiv.org\/abs\/1510.00149. Song Han, Huizi Mao, and William J. Dally. 2015. Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. arXiv:1510.00149. Retrieved from https:\/\/arxiv.org\/abs\/1510.00149."},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the International Workshop on Applied Parallel Computing. Springer, 192\u2013205","author":"Hapla V\u00e1clav","year":"2012","unstructured":"V\u00e1clav Hapla , David Hor\u00e1k , and Michal Merta . 2012 . Use of direct solvers in TFETI massively parallel implementation . In Proceedings of the International Workshop on Applied Parallel Computing. Springer, 192\u2013205 . V\u00e1clav Hapla, David Hor\u00e1k, and Michal Merta. 2012. Use of direct solvers in TFETI massively parallel implementation. In Proceedings of the International Workshop on Applied Parallel Computing. Springer, 192\u2013205."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4655(95)00031-A"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2018.8638619"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00042"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752657"},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201915)","author":"Kang Mingu","unstructured":"Mingu Kang , Eric P. Kim , Min-sun Keel, and Naresh R. Shanbhag . 2015. Energy-efficient and high throughput sparse distributed memory architecture . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201915) . IEEE, 2505\u20132508. Mingu Kang, Eric P. Kim, Min-sun Keel, and Naresh R. Shanbhag. 2015. Energy-efficient and high throughput sparse distributed memory architecture. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201915). IEEE, 2505\u20132508."},{"key":"e_1_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Jeremy Kepner and John Gilbert. 2011. Graph Algorithms in the Language of Linear Algebra. SIAM.  Jeremy Kepner and John Gilbert. 2011. Graph Algorithms in the Language of Linear Algebra. SIAM.","DOI":"10.1137\/1.9780898719918"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10015"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540748"},{"key":"e_1_2_1_47_1","volume-title":"Adve","author":"Komuravelli Rakesh","year":"2015","unstructured":"Rakesh Komuravelli , Matthew D. Sinclair , Johnathan Alsop , Muhammad Huzaifa , Maria Kotsifakou , Prakalp Srivastava , Sarita V. Adve , and Vikram S . Adve . 2015 . Stash : Have your scratchpad and cache it too. In ACM SIGARCH Computer Architecture News, Vol. 43 . ACM , 707\u2013719. Rakesh Komuravelli, Matthew D. Sinclair, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V. Adve, and Vikram S. Adve. 2015. Stash: Have your scratchpad and cache it too. In ACM SIGARCH Computer Architecture News, Vol. 43. ACM, 707\u2013719."},{"key":"e_1_2_1_48_1","volume-title":"Hinton","author":"Krizhevsky Alex","year":"2012","unstructured":"Alex Krizhevsky , Ilya Sutskever , and Geoffrey E . Hinton . 2012 . Imagenet classification with deep convolutional neural networks. In Advances in Neural Information Processing Systems . 1097\u20131105. Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. Imagenet classification with deep convolutional neural networks. In Advances in Neural Information Processing Systems. 1097\u20131105."},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnects","volume":"1","author":"Patrick","unstructured":"Patrick A. La Fratta and Peter M. Kogge. 2009. Design enhancements for in-cache computations . In Proceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnects , Vol. 1 . Patrick A. La Fratta and Peter M. Kogge. 2009. Design enhancements for in-cache computations. In Proceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnects, Vol. 1."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.14711\/thesis-b1054336"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1186\/1471-2105-12-333"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226334"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358254"},{"key":"e_1_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Yusuke Nagasaka Satoshi Matsuoka Ariful Azad and Ayd\u0131n Bulu\u00e7. 2018. High-performance sparse matrix-matrix products on Intel KNL and multicore architectures. arXiv:1804.01698. Retrieved from https:\/\/arxiv.org\/abs\/1804.01698.  Yusuke Nagasaka Satoshi Matsuoka Ariful Azad and Ayd\u0131n Bulu\u00e7. 2018. High-performance sparse matrix-matrix products on Intel KNL and multicore architectures. arXiv:1804.01698. Retrieved from https:\/\/arxiv.org\/abs\/1804.01698.","DOI":"10.1145\/3229710.3229720"},{"key":"e_1_2_1_55_1","unstructured":"NVIDIA. 2019. Retrieved from https:\/\/www.nvidia.com\/en-us\/data-center\/tensorcore\/.  NVIDIA. 2019. Retrieved from https:\/\/www.nvidia.com\/en-us\/data-center\/tensorcore\/."},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"e_1_2_1_57_1","volume-title":"Hai Li, Yiran Chen, and Pradeep Dubey.","author":"Park Jongsoo","year":"2016","unstructured":"Jongsoo Park , Sheng Li , Wei Wen , Ping Tak Peter Tang , Hai Li, Yiran Chen, and Pradeep Dubey. 2016 . Faster cnns with direct sparse convolutions and guided pruning. arXiv:1608.01409. Retrieved from https:\/\/arxiv.org\/abs\/1608.01409. Jongsoo Park, Sheng Li, Wei Wen, Ping Tak Peter Tang, Hai Li, Yiran Chen, and Pradeep Dubey. 2016. Faster cnns with direct sparse convolutions and guided pruning. arXiv:1608.01409. Retrieved from https:\/\/arxiv.org\/abs\/1608.01409."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_2_1_59_1","volume-title":"Proceedings of the International Conference on Parallel Processing and Applied Mathematics. Springer, 559\u2013570","author":"Saule Erik","year":"2013","unstructured":"Erik Saule , Kamer Kaya , and \u00dcmit V. \u00c7ataly\u00fcrek . 2013 . Performance evaluation of sparse matrix multiplication kernels on intel xeon phi . In Proceedings of the International Conference on Parallel Processing and Applied Mathematics. Springer, 559\u2013570 . Erik Saule, Kamer Kaya, and \u00dcmit V. \u00c7ataly\u00fcrek. 2013. Performance evaluation of sparse matrix multiplication kernels on intel xeon phi. In Proceedings of the International Conference on Parallel Processing and Applied Mathematics. Springer, 559\u2013570."},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123669"},{"key":"e_1_2_1_61_1","first-page":"35","article-title":"MetaStrider: Architectures for scalable memory-centric reduction of sparse data streams","volume":"16","author":"Srikanth Sriseshan","year":"2019","unstructured":"Sriseshan Srikanth , Anirudh Jain , Joseph M. Lennon , Thomas M. Conte , Erik Debenedictis , and Jeanine Cook . 2019 . MetaStrider: Architectures for scalable memory-centric reduction of sparse data streams . ACM Trans. Arch. Code Optim. 16 , 4 (2019), 35 . Sriseshan Srikanth, Anirudh Jain, Joseph M. Lennon, Thomas M. Conte, Erik Debenedictis, and Jeanine Cook. 2019. MetaStrider: Architectures for scalable memory-centric reduction of sparse data streams. ACM Trans. Arch. Code Optim. 16, 4 (2019), 35.","journal-title":"ACM Trans. Arch. Code Optim."},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Srikanth Sriseshan","unstructured":"Sriseshan Srikanth , Paul G. Rabbat , Eric R. Hein , Bobin Deng , Thomas M. Conte , Erik DeBenedictis , Jeanine Cook , and Michael P. Frank . 2018. Memory system design for ultra low power, computationally error resilient processor microarchitectures . In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918) . IEEE, 696\u2013709. Sriseshan Srikanth, Paul G. Rabbat, Eric R. Hein, Bobin Deng, Thomas M. Conte, Erik DeBenedictis, Jeanine Cook, and Michael P. Frank. 2018. Memory system design for ultra low power, computationally error resilient processor microarchitectures. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918). IEEE, 696\u2013709."},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.14778\/2809974.2809983"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2738003"},{"key":"e_1_2_1_66_1","volume-title":"Demmel","author":"Vuduc Richard Wilson","year":"2003","unstructured":"Richard Wilson Vuduc and James W . Demmel . 2003 . Automatic Performance Tuning of Sparse Matrix Kernels. Vol. 1 . University of California , Berkeley. Richard Wilson Vuduc and James W. Demmel. 2003. Automatic Performance Tuning of Sparse Matrix Kernels. Vol. 1. University of California, Berkeley."},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446702"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358272"},{"key":"e_1_2_1_69_1","volume-title":"Intrepydd: Performance, Productivity, and Portability for Data Science Application Kernels","author":"Zhou Tong","year":"2020","unstructured":"Tong Zhou , Jun Shirako , Anirudh Jain , Sriseshan Srikanth , Thomas M. Conte , Richard Vuduc , and Vivek Sarkar . 2020 . Intrepydd: Performance, Productivity, and Portability for Data Science Application Kernels . Association for Computing Machinery , New York, NY , 65\u201383. https:\/\/doi.org\/10.1145\/3426428.3426915 Tong Zhou, Jun Shirako, Anirudh Jain, Sriseshan Srikanth, Thomas M. Conte, Richard Vuduc, and Vivek Sarkar. 2020. Intrepydd: Performance, Productivity, and Portability for Data Science Application Kernels. Association for Computing Machinery, New York, NY, 65\u201383. https:\/\/doi.org\/10.1145\/3426428.3426915"},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the IEEE High Performance Extreme Computing Conference (HPEC\u201913)","author":"Zhu Q.","year":"2013","unstructured":"Q. Zhu , T. Graf , H. E. Sumbul , L. Pileggi , and F. Franchetti . 2013. Accelerating sparse matrix-matrix multiplication with 3D-stacked logic-in-memory hardware . In Proceedings of the IEEE High Performance Extreme Computing Conference (HPEC\u201913) . 1\u20136. https:\/\/doi.org\/10.1109\/HPEC. 2013 .6670336 Q. Zhu, T. Graf, H. E. Sumbul, L. Pileggi, and F. Franchetti. 2013. Accelerating sparse matrix-matrix multiplication with 3D-stacked logic-in-memory hardware. In Proceedings of the IEEE High Performance Extreme Computing Conference (HPEC\u201913). 1\u20136. https:\/\/doi.org\/10.1109\/HPEC.2013.6670336"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3473332","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3473332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:15Z","timestamp":1750195695000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3473332"}},"subtitle":["Intelligent Cache Management for Accelerating Sparse Data Workloads"],"short-title":[],"issued":{"date-parts":[[2021,9,3]]},"references-count":68,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,12,31]]}},"alternative-id":["10.1145\/3473332"],"URL":"https:\/\/doi.org\/10.1145\/3473332","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,3]]},"assertion":[{"value":"2020-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-09-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}