{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:29:23Z","timestamp":1775744963761,"version":"3.50.1"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T00:00:00Z","timestamp":1631491200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["2019YFB2205002"],"award-info":[{"award-number":["2019YFB2205002"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61974087"],"award-info":[{"award-number":["61974087"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2022,1,31]]},"abstract":"<jats:p>Since the memristor emerged as a programmable analog storage device, it has stimulated research on the design of analog\/mixed-signal circuits with the memristor as the enabler of in-memory computation. Due to the difficulty in evaluating the circuit-level nonidealities of both memristors and CMOS devices, SPICE-accuracy simulation tools are necessary for perfecting the art of neuromorphic analog\/mixed-signal circuit design. This article is dedicated to a native SPICE implementation of the memristor device models published in the open literature and develops case studies of applying such a circuit simulation with MOSFET models to study how device-level imperfections can make adversarial effects on the analog circuits that implement neuromorphic analog signal processing. Methods on memristor stamping in the framework of modified nodal analysis formulation are presented, and implementation results are reported. Furthermore, functional simulations on neuromorphic signal processing circuits including memristors and CMOS devices are carried out to validate the effectiveness of the native SPICE implementation of memristor models from the perspectives of simulation accuracy, efficiency, and convergence for large-scale simulation tasks.<\/jats:p>","DOI":"10.1145\/3474364","type":"journal-article","created":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T22:50:18Z","timestamp":1631573418000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["A Native SPICE Implementation of Memristor Models for Simulation of Neuromorphic Analog Signal Processing Circuits"],"prefix":"10.1145","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9510-1087","authenticated-orcid":false,"given":"Bo","family":"Li","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8655-3487","authenticated-orcid":false,"given":"Guoyong","family":"Shi","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2021,9,13]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Retrieved","author":"Anonymous","year":"2021","unstructured":"Anonymous . n.d. Introduction to Verilog-A . Retrieved May 19, 2021 from https:\/\/verilogams.com\/tutorials\/vloga-intro.html. Anonymous. n.d. Introduction to Verilog-A. Retrieved May 19, 2021 from https:\/\/verilogams.com\/tutorials\/vloga-intro.html."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0405-0"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201916)","author":"Biolek D.","year":"2016","unstructured":"D. Biolek , Z. Kolka , V. Biolkova , and Z. Biolek . 2016. Memristor models for SPICE simulation of extremely large memristive networks . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201916) . 389\u2013392. https:\/\/doi.org\/10.1109\/ISCAS. 2016 .7527252 10.1109\/ISCAS.2016.7527252 D. Biolek, Z. Kolka, V. Biolkova, and Z. Biolek. 2016. Memristor models for SPICE simulation of extremely large memristive networks. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201916). 389\u2013392. https:\/\/doi.org\/10.1109\/ISCAS.2016.7527252"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3059241"},{"key":"e_1_2_1_5_1","first-page":"210","article-title":"SPICE model of memristor with nonlinear dopant drift","volume":"18","author":"Biolek Z.","year":"2009","unstructured":"Z. Biolek , D. Biolek , and V. Biolkova . 2009 . SPICE model of memristor with nonlinear dopant drift . Radioengineering 18 , 2 (2009), 210 \u2013 214 . Z. Biolek, D. Biolek, and V. Biolkova. 2009. SPICE model of memristor with nonlinear dopant drift. Radioengineering 18, 2 (2009), 210\u2013214.","journal-title":"Radioengineering"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0436-6"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1833"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1126\/scirobotics.abb6938"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00473-w"},{"key":"e_1_2_1_11_1","volume-title":"n.d. PyTorch. Retrieved","year":"2021","unstructured":"Facebook. n.d. PyTorch. Retrieved May 19, 2021 from https:\/\/pytorch.org\/. Facebook. n.d. PyTorch. Retrieved May 19, 2021 from https:\/\/pytorch.org\/."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2136443"},{"key":"e_1_2_1_13_1","volume-title":"n.d. Guidelines for Verilog-A compact model coding. Retrieved","author":"Gilles Depeyrot Benoit Dumas","year":"2021","unstructured":"Benoit Dumas Gilles Depeyrot , and Frederic Poullet . n.d. Guidelines for Verilog-A compact model coding. Retrieved August 5, 2021 from https:\/\/www.design-reuse.com\/articles\/25001\/guidelines-for-verilog-a-compact-model-coding.html. Benoit Dumas Gilles Depeyrot, and Frederic Poullet. n.d. Guidelines for Verilog-A compact model coding. Retrieved August 5, 2021 from https:\/\/www.design-reuse.com\/articles\/25001\/guidelines-for-verilog-a-compact-model-coding.html."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0410-3"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2109404"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188957"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-62676-7"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866510"},{"key":"e_1_2_1_19_1","volume-title":"n.d. VerilogA model for memristor. Retrieved","author":"Kvatinsky Shahar","year":"2021","unstructured":"Shahar Kvatinsky . n.d. VerilogA model for memristor. Retrieved May 1, 2021 from https:\/\/asic2.group\/wp-content\/uploads\/2017\/09\/memristor-model.txt. Shahar Kvatinsky. n.d. VerilogA model for memristor. Retrieved May 1, 2021 from https:\/\/asic2.group\/wp-content\/uploads\/2017\/09\/memristor-model.txt."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the IEEE International Workshop on Behavioral Modeling and Simulation. 134\u2013138","author":"Lemaitre L.","year":"2003","unstructured":"L. Lemaitre , G. Coram , C. McAndrew , and K. Kundert . 2003. Extensions to Verilog-A to support compact device modeling . In Proceedings of the IEEE International Workshop on Behavioral Modeling and Simulation. 134\u2013138 . https:\/\/doi.org\/10.1109\/BMAS. 2003 .1249872 10.1109\/BMAS.2003.1249872 L. Lemaitre, G. Coram, C. McAndrew, and K. Kundert. 2003. Extensions to Verilog-A to support compact device modeling. In Proceedings of the IEEE International Workshop on Behavioral Modeling and Simulation. 134\u2013138. https:\/\/doi.org\/10.1109\/BMAS.2003.1249872"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2018.11.050"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3021309"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0397-9"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2791468"},{"key":"e_1_2_1_26_1","volume-title":"Retrieved","author":"NGSPICE.","year":"2021","unstructured":"NGSPICE. n.d. NGSPICE\u2014Open source SPICE simulator . Retrieved May 19, 2021 from http:\/\/ngspice.sourceforge.net\/. NGSPICE. n.d. NGSPICE\u2014Open source SPICE simulator. Retrieved May 19, 2021 from http:\/\/ngspice.sourceforge.net\/."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2756561"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2038539"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2966292"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359715"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2655730"},{"key":"#cr-split#-e_1_2_1_33_1.1","doi-asserted-by":"crossref","unstructured":"A. Serb A. Khiat and T. Prodromakis. 2018. Seamlessly fused digital-analogue reconfigurable computing using memristors. Nature Communications 9 (2018) Article 2170. https:\/\/doi.org\/10.1038\/s41467-018-04624-8 10.1038\/s41467-018-04624-8","DOI":"10.1038\/s41467-018-04624-8"},{"key":"#cr-split#-e_1_2_1_33_1.2","doi-asserted-by":"crossref","unstructured":"A. Serb A. Khiat and T. Prodromakis. 2018. Seamlessly fused digital-analogue reconfigurable computing using memristors. Nature Communications 9 (2018) Article 2170. https:\/\/doi.org\/10.1038\/s41467-018-04624-8","DOI":"10.1038\/s41467-018-04624-8"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180441"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2038610"},{"key":"#cr-split#-e_1_2_1_36_1.1","doi-asserted-by":"crossref","unstructured":"D. B. Strukov G. S. Snider D. R. Stewart and R. S. Williams. 2008. The missing memristor found. Nature 453 7191 (2008) 80-83. https:\/\/doi.org\/10.1038\/nature06932 10.1038\/nature06932","DOI":"10.1038\/nature06932"},{"key":"#cr-split#-e_1_2_1_36_1.2","doi-asserted-by":"crossref","unstructured":"D. B. Strukov G. S. Snider D. R. Stewart and R. S. Williams. 2008. The missing memristor found. Nature 453 7191 (2008) 80-83. https:\/\/doi.org\/10.1038\/nature06932","DOI":"10.1038\/nature06932"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1815682116"},{"key":"e_1_2_1_38_1","unstructured":"Tianshi Wang and Jaijeet Roychowdhury. 2016. Well-posed models of memristive devices. arXiv:1605.04897.  Tianshi Wang and Jaijeet Roychowdhury. 2016. Well-posed models of memristive devices. arXiv:1605.04897."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648844"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0221-6"},{"key":"e_1_2_1_41_1","volume-title":"n.d. SPICE. Retrieved","year":"2021","unstructured":"Wikipedia. n.d. SPICE. Retrieved May 19, 2021 from https:\/\/en.wikipedia.org\/wiki\/SPICE. Wikipedia. n.d. SPICE. Retrieved May 19, 2021 from https:\/\/en.wikipedia.org\/wiki\/SPICE."},{"key":"e_1_2_1_42_1","first-page":"1009","article-title":"MNSIM: Simulation platform for memristor-based neuromorphic computing system","volume":"37","author":"Xia L.","year":"2018","unstructured":"L. Xia , B. Li , T. Tang , P. Gu , P. Chen , S. Yu , Y. Cao , Y. Wang , Y. Xie , and H. Yang . 2018 . MNSIM: Simulation platform for memristor-based neuromorphic computing system . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 , 5 (2018), 1009 \u2013 1022 . https:\/\/doi.org\/10.1109\/TCAD.2017.2729466 10.1109\/TCAD.2017.2729466 L. Xia, B. Li, T. Tang, P. Gu, P. Chen, S. Yu, Y. Cao, Y. Wang, Y. Xie, and H. Yang. 2018. MNSIM: Simulation platform for memristor-based neuromorphic computing system. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 5 (2018), 1009\u20131022. https:\/\/doi.org\/10.1109\/TCAD.2017.2729466","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912946"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2252057"},{"key":"#cr-split#-e_1_2_1_45_1.1","doi-asserted-by":"crossref","unstructured":"P. Yao H. Wu B. Gao J. Tang Q. Zhang W. Zhang J. J. Yang and H. Qian. 2020. Fully hardware-implemented memristor convolutional neural network. Nature 577 7792 (2020) 1084-1095. https:\/\/doi.org\/10.1038\/s41586-020-1942-4 10.1038\/s41586-020-1942-4","DOI":"10.1038\/s41586-020-1942-4"},{"key":"#cr-split#-e_1_2_1_45_1.2","doi-asserted-by":"crossref","unstructured":"P. Yao H. Wu B. Gao J. Tang Q. Zhang W. Zhang J. J. Yang and H. Qian. 2020. Fully hardware-implemented memristor convolutional neural network. Nature 577 7792 (2020) 1084-1095. https:\/\/doi.org\/10.1038\/s41586-020-1942-4","DOI":"10.1038\/s41586-020-1942-4"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834399"},{"key":"e_1_2_1_47_1","first-page":"402","article-title":"What are memristor, memcapacitor, and meminductor?IEEE Transactions on Circuits and Systems II","volume":"62","author":"Yin Z.","year":"2015","unstructured":"Z. Yin , H. Tian , G. Chen , and L. O. Chua . 2015 . What are memristor, memcapacitor, and meminductor?IEEE Transactions on Circuits and Systems II : Express Briefs 62 , 4 (2015), 402 \u2013 406 . https:\/\/doi.org\/10.1109\/TCSII.2014.2387653 10.1109\/TCSII.2014.2387653 Z. Yin, H. Tian, G. Chen, and L. O. Chua. 2015. What are memristor, memcapacitor, and meminductor?IEEE Transactions on Circuits and Systems II: Express Briefs 62, 4 (2015), 402\u2013406. https:\/\/doi.org\/10.1109\/TCSII.2014.2387653","journal-title":"Express Briefs"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2505959"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0435-7"},{"key":"e_1_2_1_50_1","volume-title":"et\u00a0al","author":"Zhang X.","year":"2020","unstructured":"X. Zhang , Y. Zhuo , Q. Luo , Z. Wu , R. Midya , Z. Wang , W. Song , et\u00a0al . 2020 . An artificial spiking afferent nerve based on Mott memristors for neurorobotics. Nature Communications 11 (2020, Article 51. https:\/\/doi.org\/10.1038\/s41467-019-13827-6 10.1038\/s41467-019-13827-6 X. Zhang, Y. Zhuo, Q. Luo, Z. Wu, R. Midya, Z. Wang, W. Song, et\u00a0al. 2020. An artificial spiking afferent nerve based on Mott memristors for neurorobotics. Nature Communications 11 (2020, Article 51. https:\/\/doi.org\/10.1038\/s41467-019-13827-6"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0006-8"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3474364","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3474364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:26Z","timestamp":1750188626000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3474364"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,13]]},"references-count":54,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1,31]]}},"alternative-id":["10.1145\/3474364"],"URL":"https:\/\/doi.org\/10.1145\/3474364","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,13]]},"assertion":[{"value":"2021-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-09-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}