{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:19:59Z","timestamp":1750220399938,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,11,15]],"date-time":"2021-11-15T00:00:00Z","timestamp":1636934400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004895","name":"European Social Fund","doi-asserted-by":"publisher","award":["ICT programme"],"award-info":[{"award-number":["ICT programme"]}],"id":[{"id":"10.13039\/501100004895","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Estonian Research Council","award":["MOBERC35"],"award-info":[{"award-number":["MOBERC35"]}]},{"name":"European Union's Horizon 2020 research and innovation programme","award":["952252"],"award-info":[{"award-number":["952252"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,11,19]]},"DOI":"10.1145\/3474376.3487278","type":"proceedings-article","created":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T23:13:58Z","timestamp":1636499638000},"page":"85-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Design Space Exploration of SABER in 65nm ASIC"],"prefix":"10.1145","author":[{"given":"Malik","family":"Imran","sequence":"first","affiliation":[{"name":"Tallinn University of Technology, Tallinn, Estonia"}]},{"given":"Felipe","family":"Almeida","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology, Tallinn, Estonia"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology, Tallinn, Estonia"}]},{"given":"Andrea","family":"Basso","sequence":"additional","affiliation":[{"name":"University of Birmingham, Birmingham, United Kingdom"}]},{"given":"Sujoy Sinha","family":"Roy","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]},{"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology, Tallinn, Estonia"}]}],"member":"320","published-online":{"date-parts":[[2021,11,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-92518-5_11"},{"key":"e_1_3_2_1_2_1","first-page":"4","article-title":"Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols","volume":"2019","author":"Banerjee Utsav","year":"2019","unstructured":"Utsav Banerjee , Tenzin S. Ukyab , and Anantha P. Chandrakasan . 2019 . Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols . IACR Transactions on Cryptographic Hardware and Embedded Systems , Vol. 2019 , 4 (Aug. 2019), 17--61. https:\/\/doi.org\/10.13154\/tches.v2019.i4.17-61 10.13154\/tches.v2019.i4.17-61 Utsav Banerjee, Tenzin S. Ukyab, and Anantha P. Chandrakasan. 2019. Sapphire: A Configurable Crypto-Processor for Post-Quantum Lattice-based Protocols. IACR Transactions on Cryptographic Hardware and Embedded Systems, Vol. 2019, 4 (Aug. 2019), 17--61. https:\/\/doi.org\/10.13154\/tches.v2019.i4.17-61","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3429983"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Viet B. Dang Farnoud Farahmand Michal Andrzejczak and Kris Gaj. 2019. Implementing and Benchmarking Three Lattice-Based Post-Quantum Cryptography Algorithms Using Software\/Hardware Codesign. In 2019 International Conference on Field-Programmable Technology (ICFPT). 206--214.  Viet B. Dang Farnoud Farahmand Michal Andrzejczak and Kris Gaj. 2019. Implementing and Benchmarking Three Lattice-Based Post-Quantum Cryptography Algorithms Using Software\/Hardware Codesign. In 2019 International Conference on Field-Programmable Technology (ICFPT). 206--214.","DOI":"10.1109\/ICFPT47387.2019.00032"},{"key":"e_1_3_2_1_6_1","volume-title":"Frederik Vercauteren, Jose Maria Bermudo Mera, Michiel Van Beirendonck, and Andrea Basso. 2021 (last accessed","author":"D'Anvers Jan-Pieter","year":"2021","unstructured":"Jan-Pieter D'Anvers , Angshuman Karmakar , Sujoy Sinha Roy , Frederik Vercauteren, Jose Maria Bermudo Mera, Michiel Van Beirendonck, and Andrea Basso. 2021 (last accessed , May 19, 2021 ). SABER : MLWR-Based KEM. https:\/\/www.esat.kuleuven.be\/cosic\/pqcrypto\/saber\/index.html Jan-Pieter D'Anvers, Angshuman Karmakar, Sujoy Sinha Roy, Frederik Vercauteren, Jose Maria Bermudo Mera, Michiel Van Beirendonck, and Andrea Basso. 2021 (last accessed, May 19, 2021). SABER: MLWR-Based KEM. https:\/\/www.esat.kuleuven.be\/cosic\/pqcrypto\/saber\/index.html"},{"key":"e_1_3_2_1_7_1","unstructured":"Malik Imran and Samuel Pagliarini. 2021. saber-chip. https:\/\/github.com\/Centre-for-Hardware-Security\/saber-chip.  Malik Imran and Samuel Pagliarini. 2021. saber-chip. https:\/\/github.com\/Centre-for-Hardware-Security\/saber-chip."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/3437539.3437650"},{"key":"e_1_3_2_1_9_1","unstructured":"NIST. Created January 3 2017 Updated June 24 2020. Post-quantum cryptography. https:\/\/csrc.nist.gov\/Projects\/Post-Quantum-Cryptography  NIST. Created January 3 2017 Updated June 24 2020. Post-quantum cryptography. https:\/\/csrc.nist.gov\/Projects\/Post-Quantum-Cryptography"},{"key":"e_1_3_2_1_10_1","first-page":"4","article-title":"High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware","volume":"2020","author":"Roy Sujoy Sinha","year":"2020","unstructured":"Sujoy Sinha Roy and Andrea Basso . 2020 . High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware . IACR Transactions on Cryptographic Hardware and Embedded Systems , Vol. 2020 , 4 (Aug. 2020), 443--466. https:\/\/doi.org\/10.13154\/tches.v2020.i4.443--466 10.13154\/tches.v2020.i4.443--466 Sujoy Sinha Roy and Andrea Basso. 2020. High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware. IACR Transactions on Cryptographic Hardware and Embedded Systems, Vol. 2020, 4 (Aug. 2020), 443--466. https:\/\/doi.org\/10.13154\/tches.v2020.i4.443--466","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539795293172"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744786"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"}],"event":{"name":"CCS '21: 2021 ACM SIGSAC Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Virtual Event Republic of Korea","acronym":"CCS '21"},"container-title":["Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3474376.3487278","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3474376.3487278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:49Z","timestamp":1750191529000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3474376.3487278"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,15]]},"references-count":12,"alternative-id":["10.1145\/3474376.3487278","10.1145\/3474376"],"URL":"https:\/\/doi.org\/10.1145\/3474376.3487278","relation":{},"subject":[],"published":{"date-parts":[[2021,11,15]]},"assertion":[{"value":"2021-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}