{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:19:59Z","timestamp":1750220399968,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,11,15]],"date-time":"2021-11-15T00:00:00Z","timestamp":1636934400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Research Foundation, Singapore, under its National Cybersecurity Research & Development Programme\/Cyber-Hardware Forensic & Assurance Evaluation R&D Programme","award":["CHFA-GC1-AW01"],"award-info":[{"award-number":["CHFA-GC1-AW01"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,11,19]]},"DOI":"10.1145\/3474376.3487281","type":"proceedings-article","created":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T23:13:58Z","timestamp":1636499638000},"page":"41-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Forward Error Compensation Approach for Fault Resilient Deep Neural Network Accelerator Design"],"prefix":"10.1145","author":[{"given":"Wenye","family":"Liu","sequence":"first","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chip-Hong","family":"Chang","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,11,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3278519"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2017.49"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2969442.2969588"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.15"},{"key":"e_1_3_2_1_10_1","volume-title":"Int. Conf. Learning Representations (ICLR).","author":"Goodfellow Ian J.","year":"2015","unstructured":"Ian J. Goodfellow , Jonathon Shlens , and Christian Szegedy . 2015 . Explaining and Harnessing Adversarial Examples . presented at Int. Conf. Learning Representations (ICLR). Ian J. Goodfellow, Jonathon Shlens, and Christian Szegedy. 2015. Explaining and Harnessing Adversarial Examples. presented at Int. Conf. Learning Representations (ICLR)."},{"key":"e_1_3_2_1_11_1","volume-title":"Int. Conf. Learning Representations (ICLR). http:\/\/arxiv.org\/abs\/1604","author":"Gysel Philipp","year":"2016","unstructured":"Philipp Gysel , Mohammad Motamedi , and Soheil Ghiasi . 2016 . Hardware-oriented Approximation of Convolutional Neural Networks . presented at Int. Conf. Learning Representations (ICLR). http:\/\/arxiv.org\/abs\/1604 .03168 Philipp Gysel, Mohammad Motamedi, and Soheil Ghiasi. 2016. Hardware-oriented Approximation of Convolutional Neural Networks. presented at Int. Conf. Learning Representations (ICLR). http:\/\/arxiv.org\/abs\/1604.03168"},{"key":"e_1_3_2_1_12_1","volume-title":"Int. Conf. Learning Representations (ICLR). http:\/\/arxiv.org\/abs\/1510","author":"Han Song","year":"2016","unstructured":"Song Han , Huizi Mao , and William J Dally . 2016 . Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding . presented at Int. Conf. Learning Representations (ICLR). http:\/\/arxiv.org\/abs\/1510 .00149 Song Han, Huizi Mao, and William J Dally. 2016. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. presented at Int. Conf. Learning Representations (ICLR). http:\/\/arxiv.org\/abs\/1510.00149"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01410"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/3408352.3408634"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361373"},{"key":"e_1_3_2_1_17_1","unstructured":"Intel. 2019. AN661: Implementing Fractional PLL Reconfiguration with Altera PLL and Altera PLL Reconfig IP Cores.  Intel. 2019. AN661: Implementing Fractional PLL Reconfiguration with Altera PLL and Altera PLL Reconfig IP Cores."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel. 2020. Intel FPGA Integer Arithmetic IP Cores User Guide.  Intel. 2020. Intel FPGA Integer Arithmetic IP Cores User Guide."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/3437539.3437712"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.3046858"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/3437539.3437568"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199718"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2815603"},{"volume-title":"Proc. 26th Int. Conf. Field Programmable Logic and Applications (FPL)","author":"Ma Yufei","key":"e_1_3_2_1_26_1","unstructured":"Yufei Ma , N. Suda , Yu Cao , J. Seo , and S. Vrudhula . 2016. Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA . In Proc. 26th Int. Conf. Field Programmable Logic and Applications (FPL) . Lausanne, Switzerland, 1--8. Yufei Ma, N. Suda, Yu Cao, J. Seo, and S. Vrudhula. 2016. Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA. In Proc. 26th Int. Conf. Field Programmable Logic and Applications (FPL). Lausanne, Switzerland, 1--8."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573525"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317835"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00130"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2018.8645906"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933862"},{"key":"e_1_3_2_1_35_1","volume-title":"Int. Conf. Learning Representations (ICLR).","author":"Simonyan Karen","year":"2014","unstructured":"Karen Simonyan and Andrew Zisserman . 2014 . Very Deep Convolutional Networks for Large-Scale Image Recognition . presented at Int. Conf. Learning Representations (ICLR). Karen Simonyan and Andrew Zisserman. 2014. Very Deep Convolutional Networks for Large-Scale Image Recognition. presented at Int. Conf. Learning Representations (ICLR)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650351"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280160"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2841824"},{"key":"e_1_3_2_1_41_1","unstructured":"Xilinx. 2019. DPU for Convolutional Neural Network v1.2.  Xilinx. 2019. DPU for Convolutional Neural Network v1.2."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196129"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715027"},{"key":"e_1_3_2_1_44_1","volume-title":"Edge intelligence: Paving the last mile of artificial intelligence with edge computing","author":"Zhou Zhi","year":"2019","unstructured":"Zhi Zhou , Xu Chen , En Li , Liekang Zeng , Ke Luo , and Junshan Zhang . 2019. Edge intelligence: Paving the last mile of artificial intelligence with edge computing ., Vol. 107 , 8 ( Aug. 2019 ), 1738--1762. Zhi Zhou, Xu Chen, En Li, Liekang Zeng, Ke Luo, and Junshan Zhang. 2019. Edge intelligence: Paving the last mile of artificial intelligence with edge computing., Vol. 107, 8 (Aug. 2019), 1738--1762."}],"event":{"name":"CCS '21: 2021 ACM SIGSAC Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Virtual Event Republic of Korea","acronym":"CCS '21"},"container-title":["Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3474376.3487281","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3474376.3487281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:49Z","timestamp":1750191529000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3474376.3487281"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,15]]},"references-count":44,"alternative-id":["10.1145\/3474376.3487281","10.1145\/3474376"],"URL":"https:\/\/doi.org\/10.1145\/3474376.3487281","relation":{},"subject":[],"published":{"date-parts":[[2021,11,15]]},"assertion":[{"value":"2021-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}