{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:11:52Z","timestamp":1775837512130,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,11,15]],"date-time":"2021-11-15T00:00:00Z","timestamp":1636934400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["1718586"],"award-info":[{"award-number":["1718586"]}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1816637"],"award-info":[{"award-number":["1816637"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,11,19]]},"DOI":"10.1145\/3474376.3487286","type":"proceedings-article","created":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T23:13:58Z","timestamp":1636499638000},"page":"5-15","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Isadora"],"prefix":"10.1145","author":[{"given":"Calvin","family":"Deutschbein","sequence":"first","affiliation":[{"name":"University of North Carolina at Chapel Hill, Chapel Hill, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andres","family":"Meza","sequence":"additional","affiliation":[{"name":"University of California, San Diego, San Diego, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Restuccia","sequence":"additional","affiliation":[{"name":"Scuola Superiore Santa-Anna Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[{"name":"University of California, San Diego, San Diego, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cynthia","family":"Sturton","sequence":"additional","affiliation":[{"name":"University of North Carolina at Chapel Hill, Chapel Hill, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,11,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. The Common Weakness Enumeration Official Webpage. https:\/\/cwe.mitre.org\/  [n.d.]. The Common Weakness Enumeration Official Webpage. https:\/\/cwe.mitre.org\/"},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. Questa Advanced Simulator. https:\/\/eda.sw.siemens.com\/en-US\/ic\/questa\/simulation\/advanced-simulator\/  [n.d.]. Questa Advanced Simulator. https:\/\/eda.sw.siemens.com\/en-US\/ic\/questa\/simulation\/advanced-simulator\/"},{"key":"e_1_3_2_1_3_1","unstructured":"[n.d.]. Radix Coverage for Hardware Common Weakness Enumeration (CWE) Guide. https:\/\/tortugalogic.com\/wp-content\/uploads\/2020\/03\/RadixCWEGuide_20210126.pdf.  [n.d.]. Radix Coverage for Hardware Common Weakness Enumeration (CWE) Guide. https:\/\/tortugalogic.com\/wp-content\/uploads\/2020\/03\/RadixCWEGuide_20210126.pdf."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/565816.503275"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199720"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130775"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062203"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140256"},{"key":"e_1_3_2_1_9_1","volume-title":"International Symposium on Hardware-Oriented Security and Trust (HOST). IEEE, 34--39","author":"Bilzor M.","year":"2011"},{"key":"e_1_3_2_1_10_1","volume-title":"Cross-validation Processor Specifications. Master's Thesis","author":"Brown Michael"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899864"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1891823.1891830"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755769"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2971950"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062206"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361354"},{"key":"e_1_3_2_1_17_1","volume-title":"International Workshop on Microprocessor and SoC Test, Security, and Verification (MTV)","author":"Deutschbein Calvin"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300291"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300291"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2007.01.015"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000170"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1453101.1453150"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1368088.1368096"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065786"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065786"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2241176"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694366"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2016.12"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240839"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2676548"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837466"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429424"},{"key":"e_1_3_2_1_33_1","volume-title":"RTL-ConTest: Concolic Testing on RTL for Detecting Security Vulnerabilities","author":"Meng Xingyu","year":"2021"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815422"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629585"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834421"},{"key":"e_1_3_2_1_37_1","volume-title":"2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC). 88--93","author":"Rawat Mayank","year":"2020"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASE.2013.6693129"},{"key":"e_1_3_2_1_39_1","volume-title":"AKER: A Design and Verification Framework for Safe and Secure SoC Access Control. CoRR abs\/2106.13263","author":"Restuccia Francesco","year":"2021"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/1496711.1496737"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967046"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-31980-1_30"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/2028052.2028065"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134285.1134325"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037734"}],"event":{"name":"CCS '21: 2021 ACM SIGSAC Conference on Computer and Communications Security","location":"Virtual Event Republic of Korea","acronym":"CCS '21","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3474376.3487286","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3474376.3487286","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3474376.3487286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:49Z","timestamp":1750191529000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3474376.3487286"}},"subtitle":["Automated Information Flow Property Generation for Hardware Designs"],"short-title":[],"issued":{"date-parts":[[2021,11,15]]},"references-count":45,"alternative-id":["10.1145\/3474376.3487286","10.1145\/3474376"],"URL":"https:\/\/doi.org\/10.1145\/3474376.3487286","relation":{},"subject":[],"published":{"date-parts":[[2021,11,15]]},"assertion":[{"value":"2021-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}