{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:22:42Z","timestamp":1750220562434,"version":"3.41.0"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2021,9,29]],"date-time":"2021-09-29T00:00:00Z","timestamp":1632873600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["SPX-1725420"],"award-info":[{"award-number":["SPX-1725420"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2021,12,31]]},"abstract":"<jats:p>Spiking Neural Networks (SNNs) represent a biologically inspired computation model capable of emulating neural computation in human brain and brain-like structures. The main promise is very low energy consumption. Classic Von Neumann architecture based SNN accelerators in hardware, however, often fall short of addressing demanding computation and data transfer requirements efficiently at scale. In this article, we propose a promising alternative to overcome scalability limitations, based on a network of in-memory SNN accelerators, which can reduce the energy consumption by up to 150.25= when compared to a representative ASIC solution. The significant reduction in energy comes from two key aspects of the hardware design to minimize data communication overheads: (1) each node represents an in-memory SNN accelerator based on a spintronic Computational RAM array, and (2) a novel, De Bruijn graph based architecture establishes the SNN array connectivity.<\/jats:p>","DOI":"10.1145\/3475963","type":"journal-article","created":{"date-parts":[[2021,9,29]],"date-time":"2021-09-29T10:22:55Z","timestamp":1632910975000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Spiking Neural Networks in Spintronic Computational RAM"],"prefix":"10.1145","volume":"18","author":[{"given":"H\u00fcsrev","family":"C\u0131lasun","sequence":"first","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Salonik","family":"Resch","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Zamshed I.","family":"Chowdhury","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Erin","family":"Olson","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Masoud","family":"Zabihi","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Zhengyang","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Thomas","family":"Peterson","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities, Minneapolis, Minnesota"}]}],"member":"320","published-online":{"date-parts":[[2021,9,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715270"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062311"},{"key":"e_1_2_1_3_1","unstructured":"Anakha\u00a0V. Babu Osvaldo Simeone and Bipin Rajendran. 2020. SpinAPS: A high-performance spintronic accelerator for probabilistic spiking neural networks. arXiv:2008.02189.  Anakha\u00a0V. Babu Osvaldo Simeone and Bipin Rajendran. 2020. SpinAPS: A high-performance spintronic accelerator for probabilistic spiking neural networks. arXiv:2008.02189."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.3389\/fninf.2013.00048"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the International Conference on Parallel Processing. 84\u201391","author":"Chae S.-H.","year":"1995","unstructured":"S.-H. Chae , Jong Kim , Dongseung Kim , S. Hong , and Sunggu Lee . 1995 . DTN: A new partitionable torus topology . In Proceedings of the International Conference on Parallel Processing. 84\u201391 . S.-H. Chae, Jong Kim, Dongseung Kim, S. Hong, and Sunggu Lee. 1995. DTN: A new partitionable torus topology. In Proceedings of the International Conference on Parallel Processing. 84\u201391."},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TMAG.2018.2845890","article-title":"Magnetic skyrmion as a spintronic deep learning spiking neuron processor","volume":"54","author":"Chen Mei-Chin","year":"2018","unstructured":"Mei-Chin Chen , Abhronil Sengupta , and Kaushik Roy . 2018 . Magnetic skyrmion as a spintronic deep learning spiking neuron processor . IEEE Transactions on Magnetics 54 , 8 (2018), 1 \u2013 7 . Mei-Chin Chen, Abhronil Sengupta, and Kaushik Roy. 2018. Magnetic skyrmion as a spintronic deep learning spiking neuron processor. IEEE Transactions on Magnetics 54, 8 (2018), 1\u20137.","journal-title":"IEEE Transactions on Magnetics"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2751042"},{"key":"e_1_2_1_8_1","first-page":"1","article-title":"Spintronic in-memory pattern matching using computational RAM (CRAM)","volume":"99","author":"Chowdhury I.","year":"2019","unstructured":"Z.\u00a0 I. Chowdhury , S.\u00a0 K. Khatamifard , Z. Zhao , M. Zabihi , S. Resch , M. Razaviyayn , J. Wang , S. Sapatnekar , and U.\u00a0 R. Karpuzcu . 2019 . Spintronic in-memory pattern matching using computational RAM (CRAM) . IEEE Journal on Exploratory Solid-State Computational Devices and Circuits PP , 99 (2019), 1 . https:\/\/doi.org\/10.1109\/JXCDC.2019.2951157 10.1109\/JXCDC.2019.2951157 Z.\u00a0I. Chowdhury, S.\u00a0K. Khatamifard, Z. Zhao, M. Zabihi, S. Resch, M. Razaviyayn, J. Wang, S. Sapatnekar, and U.\u00a0R. Karpuzcu. 2019. Spintronic in-memory pattern matching using computational RAM (CRAM). IEEE Journal on Exploratory Solid-State Computational Devices and Circuits PP, 99 (2019), 1. https:\/\/doi.org\/10.1109\/JXCDC.2019.2951157","journal-title":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits PP"},{"volume-title":"Proceedings of the 2019 International Conference on Internet of Things, Embedded Systems, and Communications (IINTEC\u201919)","author":"N.","key":"e_1_2_1_9_1","unstructured":"Khanh\u00a0 N. Dang and Abderazek\u00a0Ben Abdallah. 2019. An efficient software-hardware design framework for spiking neural network systems . In Proceedings of the 2019 International Conference on Internet of Things, Embedded Systems, and Communications (IINTEC\u201919) . Khanh\u00a0N. Dang and Abderazek\u00a0Ben Abdallah. 2019. An efficient software-hardware design framework for spiking neural network systems. In Proceedings of the 2019 International Conference on Internet of Things, Embedded Systems, and Communications (IINTEC\u201919)."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the Koninklijke Nederlandse Academie van Wetenschappen 49 (1946","author":"De Bruijn N. G.","year":"1946","unstructured":"N. G. De Bruijn . 1946 . A combinatorial problem . Proceedings of the Koninklijke Nederlandse Academie van Wetenschappen 49 (1946 ), 758\u2013764. https:\/\/ci.nii.ac.jp\/naid\/10019660672\/en\/ N. G. De Bruijn. 1946. A combinatorial problem. Proceedings of the Koninklijke Nederlandse Academie van Wetenschappen 49 (1946), 758\u2013764. https:\/\/ci.nii.ac.jp\/naid\/10019660672\/en\/"},{"key":"e_1_2_1_12_1","unstructured":"Julie Dethier Paul Nuyujukian Chris Eliasmith Terrence\u00a0C. Stewart Shauki\u00a0A. Elasaad Krishna\u00a0V. Shenoy and Kwabena\u00a0A. Boahen. 2011. A brain-machine interface operating with a real-time spiking neural network control algorithm. In Advances in Neural Information Processing Systems. 2213\u20132221.  Julie Dethier Paul Nuyujukian Chris Eliasmith Terrence\u00a0C. Stewart Shauki\u00a0A. Elasaad Krishna\u00a0V. Shenoy and Kwabena\u00a0A. Boahen. 2011. A brain-machine interface operating with a real-time spiking neural network control algorithm. In Advances in Neural Information Processing Systems. 2213\u20132221."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"e_1_2_1_14_1","article-title":"NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"Dong X.","year":"2012","unstructured":"X. Dong , C. Xu , Y. Xie , and N.\u00a0 P. Jouppi . 2012 . NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31 , 7( July 2012), 994\u20131007. https:\/\/doi.org\/10.1109\/TCAD.2012.2185930 10.1109\/TCAD.2012.2185930 X. Dong, C. Xu, Y. Xie, and N.\u00a0P. Jouppi. 2012. NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 7(July 2012), 994\u20131007. https:\/\/doi.org\/10.1109\/TCAD.2012.2185930","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2741492"},{"key":"e_1_2_1_16_1","first-page":"145","article-title":"A 0.086-mm2 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","volume":"13","author":"Frenkel Charlotte","year":"2018","unstructured":"Charlotte Frenkel , Martin Lefebvre , Jean-Didier Legat , and David Bol . 2018 . A 0.086-mm2 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS . IEEE Transactions on Biomedical Circuits and Systems 13 , 1 (2018), 145 \u2013 158 . Charlotte Frenkel, Martin Lefebvre, Jean-Didier Legat, and David Bol. 2018. A 0.086-mm2 12.7-pJ\/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS. IEEE Transactions on Biomedical Circuits and Systems 13, 1 (2018), 145\u2013158.","journal-title":"IEEE Transactions on Biomedical Circuits and Systems"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317977"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484930"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894357"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.112"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964886"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 2018 8th International Symposium on Embedded Computing and System Design (ISED\u201918)","author":"Lalchhandama Naveen Murali G, F.","year":"2018","unstructured":"Naveen Murali G, F. Lalchhandama , Kamalika Datta , and Indranil Sengupta . 2018 . Modelling and simulation of non-ideal MAGIC NOR gates on memristor crossbar . In Proceedings of the 2018 8th International Symposium on Embedded Computing and System Design (ISED\u201918) . IEEE, Los Alamitos, CA, 124\u2013128. Naveen Murali G, F. Lalchhandama, Kamalika Datta, and Indranil Sengupta. 2018. Modelling and simulation of non-ideal MAGIC NOR gates on memristor crossbar. In Proceedings of the 2018 8th International Symposium on Embedded Computing and System Design (ISED\u201918). IEEE, Los Alamitos, CA, 124\u2013128."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00032"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1111\/j.1460-9568.2011.07923.x"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00018"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.130"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0612-50"},{"key":"e_1_2_1_30_1","volume-title":"et\u00a0al","author":"Merolla A.","year":"2014","unstructured":"Paul\u00a0 A. Merolla , John\u00a0 V. Arthur , Rodrigo Alvarez-Icaza , Andrew\u00a0 S. Cassidy , Jun Sawada , Filipp Akopyan , Bryan\u00a0 L. Jackson , et\u00a0al . 2014 . A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 6197 (2014), 668\u2013673. Paul\u00a0A. Merolla, John\u00a0V. Arthur, Rodrigo Alvarez-Icaza, Andrew\u00a0S. Cassidy, Jun Sawada, Filipp Akopyan, Bryan\u00a0L. Jackson, et\u00a0al. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 6197 (2014), 668\u2013673."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00038"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2956112"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC\u201915)","author":"Noguchi Hiroki","year":"2015","unstructured":"Hiroki Noguchi , Kazutaka Ikegami , Keiichi Kushida , Keiko Abe , Shogo Itai , Satoshi Takaya , Naoharu Shimomura , et\u00a0al. 2015 . 7.5 A 3.3 ns-access-time 71.2 W\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture . In Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC\u201915) : Digest of Technical Papers. IEEE, Los Alamitos, CA, 1\u20133. Hiroki Noguchi, Kazutaka Ikegami, Keiichi Kushida, Keiko Abe, Shogo Itai, Satoshi Takaya, Naoharu Shimomura, et\u00a0al. 2015. 7.5 A 3.3 ns-access-time 71.2 W\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC\u201915): Digest of Technical Papers. IEEE, Los Alamitos, CA, 1\u20133."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2848625"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218640"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00042"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357250"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751905"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573412"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966125"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.6.064003"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TAU.1967.1161906"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3266229"},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the Annual Meeting of the Cognitive Science Society, Vol.\u00a0 34","author":"Stewart Terrence","year":"2012","unstructured":"Terrence Stewart , Feng-Xuan Choo , and Chris Eliasmith . 2012 . Spaun: A perception-cognition-action model using spiking neurons . In Proceedings of the Annual Meeting of the Cognitive Science Society, Vol.\u00a0 34 . Terrence Stewart, Feng-Xuan Choo, and Chris Eliasmith. 2012. Spaun: A perception-cognition-action model using spiking neurons. In Proceedings of the Annual Meeting of the Cognitive Science Society, Vol.\u00a0 34."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00350"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053727"},{"key":"e_1_2_1_48_1","first-page":"224","article-title":"General structure for computational random access memory (CRAM)","volume":"9","author":"Wang Jian-Ping","year":"2015","unstructured":"Jian-Ping Wang and Jonathan\u00a0 D. Harms . 2015 . General structure for computational random access memory (CRAM) . US Patent 9 , 224 ,447. Jian-Ping Wang and Jonathan\u00a0D. Harms. 2015. General structure for computational random access memory (CRAM). US Patent 9,224,447.","journal-title":"US Patent"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3072942"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2968223"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858305"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2858251"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697377"},{"key":"e_1_2_1_54_1","volume-title":"Proceedings of the 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201916)","author":"Zhang Deming","year":"2016","unstructured":"Deming Zhang , Lang Zeng , Youguang Zhang , Weisheng Zhao , and Jacques\u00a0Olivier Klein . 2016 . Stochastic spintronic device based synapses and spiking neurons for neuromorphic computation . In Proceedings of the 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201916) . IEEE, Los Alamitos, CA, 173\u2013178. Deming Zhang, Lang Zeng, Youguang Zhang, Weisheng Zhao, and Jacques\u00a0Olivier Klein. 2016. Stochastic spintronic device based synapses and spiking neurons for neuromorphic computation. In Proceedings of the 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201916). IEEE, Los Alamitos, CA, 173\u2013178."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3475963","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3475963","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3475963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:33Z","timestamp":1750195713000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3475963"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,29]]},"references-count":54,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,12,31]]}},"alternative-id":["10.1145\/3475963"],"URL":"https:\/\/doi.org\/10.1145\/3475963","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2021,9,29]]},"assertion":[{"value":"2020-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-09-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}