{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:00:39Z","timestamp":1767772839519,"version":"3.41.0"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"5s","license":[{"start":{"date-parts":[[2021,9,17]],"date-time":"2021-09-17T00:00:00Z","timestamp":1631836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2017YFB1001701"],"award-info":[{"award-number":["2017YFB1001701"]}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"crossref","award":["61972311"],"award-info":[{"award-number":["61972311"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Shandong Provincial Natural Science Foundation, China","award":["ZR2019LZH007"],"award-info":[{"award-number":["ZR2019LZH007"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2021,10,31]]},"abstract":"<jats:p>3D charge-trap (CT) NAND flash-based SSD has been used widely for its large capacity, low cost per bit, and high endurance. One-shot program (OSP) scheme, as a variation of incremental step pulse programming (ISPP) scheme, has been employed to program data for CT flash, whose program unit is the Word-Line (WL) instead of the page. The existing program optimization schemes either make trade-offs among program latency and reliability by adjusting the program step voltage<jats:inline-formula><jats:alternatives><jats:tex-math\/><\/jats:alternatives><\/jats:inline-formula>on demand; or remap the most error-prone cell states to others by re-encoding programmed data. However, the data pattern, which represents the ratio of 1s in data values, has not been thoroughly studied. In this paper, we observe that most small files do not contain uniform 1s and 0s among these common file types (i.e., image, audio, text, executable file), leading to programming WL cells in different states unevenly. Some cell states dominate over the WL, while others are not. Based on this observation, we propose a flexible reliability enhancement scheme based on the OSP scheme. This scheme programs the cells into different states with varied<jats:inline-formula><jats:alternatives><jats:tex-math\/><\/jats:alternatives><\/jats:inline-formula>, i.e., these cells in one state, whose number is the largest in one WL, are programmed with a fine-grained<jats:inline-formula><jats:alternatives><jats:tex-math\/><\/jats:alternatives><\/jats:inline-formula>(namely slow write). In contrast, the minority are programmed with a coarse-grained<jats:inline-formula><jats:alternatives><jats:tex-math\/><\/jats:alternatives><\/jats:inline-formula>(namely fast write). So the reliability is improved due to averaging the major enhanced cells with the minor degraded cells without program latency overhead. A series of experiments have been conducted, and the results indicate that the proposed scheme achieves 34% read performance improvement and 16% lifetime elongation on average.<\/jats:p>","DOI":"10.1145\/3477000","type":"journal-article","created":{"date-parts":[[2021,9,17]],"date-time":"2021-09-17T18:36:51Z","timestamp":1631903811000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Data Pattern Aware Reliability Enhancement Scheme for 3D Solid-State Drives"],"prefix":"10.1145","volume":"20","author":[{"given":"Shiqiang","family":"Nie","sequence":"first","affiliation":[{"name":"Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiguo","family":"Wu","sequence":"additional","affiliation":[{"name":"Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Xi\u2019an Jiaotong University, Xi\u2019an, Shaanxi, China China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,9,17]]},"reference":[{"volume-title":"Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation","author":"Cai Yu","key":"e_1_2_1_1_1","unstructured":"Yu Cai , Onur Mutlu , Erich F. Haratsch , and Ken Mai . 2013. Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation . In ICCD. IEEE , 123\u2013130. Yu Cai, Onur Mutlu, Erich F. Haratsch, and Ken Mai. 2013. Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation. In ICCD. IEEE, 123\u2013130."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2013.12.004"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062309"},{"key":"e_1_2_1_5_1","volume-title":"Proc. MSST. 1\u201311","author":"Du Yajuan","year":"2017","unstructured":"Yajuan Du , Deqing Zou , Qiao Li , Liang Shi , Hai Jin , and Chun Jason Xue . 2017 . Laldpc: Latency-aware ldpc for read performance improvement of solid state drives . In Proc. MSST. 1\u201311 . Yajuan Du, Deqing Zou, Qiao Li, Liang Shi, Hai Jin, and Chun Jason Xue. 2017. Laldpc: Latency-aware ldpc for read performance improvement of solid state drives. In Proc. MSST. 1\u201311."},{"key":"e_1_2_1_6_1","volume-title":"Write off-loading: Practical power management for enterprise storage. TOS 4, 3","author":"\u00a0al N Dushyanth","year":"2008","unstructured":"N Dushyanth et \u00a0al . 2008. Write off-loading: Practical power management for enterprise storage. TOS 4, 3 ( 2008 ). N Dushyanth et\u00a0al. 2008. Write off-loading: Practical power management for enterprise storage. TOS 4, 3 (2008)."},{"key":"e_1_2_1_7_1","first-page":"1433","article-title":"Data-pattern-aware error prevention technique to improve system reliability","volume":"25","author":"Guo Jie","year":"2017","unstructured":"Jie Guo , Danghui Wang , Zili Shao , and Yiran Chen . 2017 . Data-pattern-aware error prevention technique to improve system reliability . VLSI 25 , 4 (2017), 1433 \u2013 1443 . Jie Guo, Danghui Wang, Zili Shao, and Yiran Chen. 2017. Data-pattern-aware error prevention technique to improve system reliability. VLSI 25, 4 (2017), 1433\u20131443.","journal-title":"VLSI"},{"key":"e_1_2_1_8_1","first-page":"1167","article-title":"Flexlevel NAND flash storage system design to reduce LDPC latency","volume":"36","author":"Guo Jie","year":"2016","unstructured":"Jie Guo , Wujie Wen , Jingtong Hu , Danghui Wang , Hai Li , and Yiran Chen . 2016 . Flexlevel NAND flash storage system design to reduce LDPC latency . TCAD 36 , 7 (2016), 1167 \u2013 1180 . Jie Guo, Wujie Wen, Jingtong Hu, Danghui Wang, Hai Li, and Yiran Chen. 2016. Flexlevel NAND flash storage system design to reduce LDPC latency. TCAD 36, 7 (2016), 1167\u20131180.","journal-title":"TCAD"},{"volume-title":"Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity","author":"Hu Yang","key":"e_1_2_1_9_1","unstructured":"Yang Hu , Hong Jiang , Dan Feng , Lei Tian , Hao Luo , and Shuping Zhang . 2011. Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity . In ICS. ACM Press . Yang Hu, Hong Jiang, Dan Feng, Lei Tian, Hao Luo, and Shuping Zhang. 2011. Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity. In ICS. ACM Press."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2615038"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2731813"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185341"},{"key":"e_1_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Myungsuk Kim Youngsun Song Myoungsoo Jung and Jihong Kim. 2018. SARO: a state-aware reliability optimization technique for high density NAND flash memory. In GLSVLSI. 255\u2013260. Myungsuk Kim Youngsun Song Myoungsoo Jung and Jihong Kim. 2018. SARO: a state-aware reliability optimization technique for high density NAND flash memory. In GLSVLSI. 255\u2013260.","DOI":"10.1145\/3194554.3194591"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2750482.2750500"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2959318"},{"key":"e_1_2_1_16_1","first-page":"00","article-title":"Optimizing NAND flash-based SSDs via retention relaxation","volume":"11","author":"Liu Ren-Shuo","year":"2012","unstructured":"Ren-Shuo Liu , Chia-Lin Yang , and Wei Wu . 2012 . Optimizing NAND flash-based SSDs via retention relaxation . FAST 11 , 10 (2012), 00 . Ren-Shuo Liu, Chia-Lin Yang, and Wei Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. FAST 11, 10 (2012), 00.","journal-title":"FAST"},{"volume-title":"Characterizing the reliability and threshold voltage shifting of 3d charge trap nand flash","author":"Liu Weihua","key":"e_1_2_1_17_1","unstructured":"Weihua Liu , Fei Wu , Meng Zhang , Yifei Wang , Zhonghai Lu , Xiangfeng Lu , and Changsheng Xie . 2019. Characterizing the reliability and threshold voltage shifting of 3d charge trap nand flash . In DATE. IEEE , 312\u2013315. Weihua Liu, Fei Wu, Meng Zhang, Yifei Wang, Zhonghai Lu, Xiangfeng Lu, and Changsheng Xie. 2019. Characterizing the reliability and threshold voltage shifting of 3d charge trap nand flash. In DATE. IEEE, 312\u2013315."},{"volume-title":"3D Flash memories","author":"\u00a0al Rino Micheloni","key":"e_1_2_1_18_1","unstructured":"Rino Micheloni et \u00a0al . 2016. 3D Flash memories . Springer . Rino Micheloni et\u00a0al. 2016. 3D Flash memories. Springer."},{"volume-title":"Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications","author":"Pan Yangyang","key":"e_1_2_1_19_1","unstructured":"Yangyang Pan , Guiqiang Dong , Qi Wu , and Tong Zhang . 2012. Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications . In HPCA. IEEE , 1\u201310. Yangyang Pan, Guiqiang Dong, Qi Wu, and Tong Zhang. 2012. Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications. In HPCA. IEEE, 1\u201310."},{"key":"e_1_2_1_20_1","first-page":"18","article-title":"Exploiting memory device wear-out dynamics to improve NAND flash memory system performance","volume":"11","author":"Pan Yangyang","year":"2011","unstructured":"Yangyang Pan , Guiqiang Dong , and Tong Zhang . 2011 . Exploiting memory device wear-out dynamics to improve NAND flash memory system performance . In FAST , Vol. 11. 18 \u2013 18 . Yangyang Pan, Guiqiang Dong, and Tong Zhang. 2011. Exploiting memory device wear-out dynamics to improve NAND flash memory system performance. In FAST, Vol. 11. 18\u201318.","journal-title":"FAST"},{"key":"e_1_2_1_21_1","first-page":"343","article-title":"Error model guided joint performance and endurance optimization for flash memory","volume":"33","author":"Shi Liang","year":"2014","unstructured":"Liang Shi , Keni Qiu , Mengying Zhao , and Chun Jason Xue . 2014 . Error model guided joint performance and endurance optimization for flash memory . TCAD 33 , 3 (2014), 343 \u2013 355 . Liang Shi, Keni Qiu, Mengying Zhao, and Chun Jason Xue. 2014. Error model guided joint performance and endurance optimization for flash memory. TCAD 33, 3 (2014), 343\u2013355.","journal-title":"TCAD"},{"key":"e_1_2_1_22_1","first-page":"1942","article-title":"NRC: A nibble remapping coding strategy for NAND flash reliability extension","volume":"35","author":"Wei Debao","year":"2016","unstructured":"Debao Wei , Libao Deng , Peng Zhang , Liyan Qiao , and Xiyuan Peng . 2016 . NRC: A nibble remapping coding strategy for NAND flash reliability extension . TCAD 35 , 11 (2016), 1942 \u2013 1946 . Debao Wei, Libao Deng, Peng Zhang, Liyan Qiao, and Xiyuan Peng. 2016. NRC: A nibble remapping coding strategy for NAND flash reliability extension. TCAD 35, 11 (2016), 1942\u20131946.","journal-title":"TCAD"},{"key":"e_1_2_1_23_1","unstructured":"Suzhen Wu Sijie Lan Jindong Zhou Hong Jiang and Zhirong Shen. 2020. BitFlip: A bit-flipping scheme for reducing read latency and improving reliability of flash memory. (2020). Suzhen Wu Sijie Lan Jindong Zhou Hong Jiang and Zhirong Shen. 2020. BitFlip: A bit-flipping scheme for reducing read latency and improving reliability of flash memory. (2020)."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3162616"},{"key":"e_1_2_1_25_1","volume-title":"DREAM: Data representation aware of damage to extend the lifetime of MLC NAND flash memory. In HotStorage.","author":"Ye Ting","year":"2018","unstructured":"Ting Ye , Shenggang Wan , Xubin He , Weijun Xiao , and Changsheng Xie . 2018 . DREAM: Data representation aware of damage to extend the lifetime of MLC NAND flash memory. In HotStorage. Ting Ye, Shenggang Wan, Xubin He, Weijun Xiao, and Changsheng Xie. 2018. DREAM: Data representation aware of damage to extend the lifetime of MLC NAND flash memory. In HotStorage."},{"key":"e_1_2_1_26_1","volume-title":"11th USENIX Conference on File and Storage Technologies. 243\u2013256","author":"Zhao Kai","year":"2013","unstructured":"Kai Zhao , Wenzhe Zhao , Hongbin Sun , Xiaodong Zhang , Nanning Zheng , and Tong Zhang . 2013 . LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives . In 11th USENIX Conference on File and Storage Technologies. 243\u2013256 . Kai Zhao, Wenzhe Zhao, Hongbin Sun, Xiaodong Zhang, Nanning Zheng, and Tong Zhang. 2013. LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives. In 11th USENIX Conference on File and Storage Technologies. 243\u2013256."},{"volume-title":"CeSR: A cell state remapping strategy to reduce raw bit error rate of MLC NAND flash","author":"Zhao Yutong","key":"e_1_2_1_27_1","unstructured":"Yutong Zhao , Wei Tong , Jingning Liu , Dan Feng , and Hongwei Qin . 2019. CeSR: A cell state remapping strategy to reduce raw bit error rate of MLC NAND flash . In MSST. IEEE , 161\u2013171. Yutong Zhao, Wei Tong, Jingning Liu, Dan Feng, and Hongwei Qin. 2019. CeSR: A cell state remapping strategy to reduce raw bit error rate of MLC NAND flash. In MSST. IEEE, 161\u2013171."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3477000","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3477000","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:46Z","timestamp":1750188646000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3477000"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,17]]},"references-count":27,"journal-issue":{"issue":"5s","published-print":{"date-parts":[[2021,10,31]]}},"alternative-id":["10.1145\/3477000"],"URL":"https:\/\/doi.org\/10.1145\/3477000","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2021,9,17]]},"assertion":[{"value":"2021-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-09-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}