{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:21:24Z","timestamp":1750220484769,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,9,7]],"date-time":"2021-09-07T00:00:00Z","timestamp":1630972800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,9,7]]},"DOI":"10.1145\/3477206.3477457","type":"proceedings-article","created":{"date-parts":[[2021,9,17]],"date-time":"2021-09-17T10:19:34Z","timestamp":1631873974000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Technology-aware Router Architectures for On-Chip-Networks in Heterogeneous Technologies"],"prefix":"10.1145","author":[{"given":"Lennart","family":"Bamberg","sequence":"first","affiliation":[{"name":"GrAI Matter Labs, Eindhoven, The Netherlands"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Jan Moritz","family":"Joseph","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2021,9,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. Xilinx 3D IC portfolio. https:\/\/www.xilinx.com\/products\/silicon-devices\/3dic.html. (Accessed on 06\/13\/2021).  [n.d.]. Xilinx 3D IC portfolio. https:\/\/www.xilinx.com\/products\/silicon-devices\/3dic.html. (Accessed on 06\/13\/2021)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"A.B. Ahmed etal 2012. LA-XYZ: Low Latency High Throughput Look-Ahead Routing Algorithm for 3D-NoC Architecture. In MCSoC.  A.B. Ahmed et al. 2012. LA-XYZ: Low Latency High Throughput Look-Ahead Routing Algorithm for 3D-NoC Architecture. In MCSoC.","DOI":"10.1109\/MCSoC.2012.24"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"B. Gopireddy etal 2019. Designing Vertical Processors in Monolithic 3D. In ISCA.  B. Gopireddy et al. 2019. Designing Vertical Processors in Monolithic 3D. In ISCA.","DOI":"10.1145\/3307650.3322233"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"D.U. Becker and W.J. Dally. 2009. Allocator implementations for network-on-chip routers. In IEEE SC. 1--12.  D.U. Becker and W.J. Dally. 2009. Allocator implementations for network-on-chip routers. In IEEE SC. 1--12.","DOI":"10.1155\/2009\/415646"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"B.K. Joardar etal 2017. 3D NoC-enabled heterogeneous manycore architectures for accelerating CNN training: Performance and thermal trade-offs. In NOCS.  B.K. Joardar et al. 2017. 3D NoC-enabled heterogeneous manycore architectures for accelerating CNN training: Performance and thermal trade-offs. In NOCS.","DOI":"10.1145\/3130218.3130219"},{"key":"e_1_3_2_1_6_1","first-page":"963","article-title":"Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection","volume":"18","author":"Graves C.E.","year":"2019","unstructured":"C.E. Graves 2019 . Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection . IEEE TNANO 18 (2019), 963 -- 970 . C.E. Graves et al. 2019. Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection. IEEE TNANO 18 (2019), 963--970.","journal-title":"IEEE TNANO"},{"key":"e_1_3_2_1_7_1","volume-title":"IC: Finding the right technology node. In DAC.","author":"Chang K.","year":"2016","unstructured":"K. Chang , S. Sinha , B. Cline , G. Yeric , and S. K. Lim . 2016 . Match-making for Monolithic 3D IC: Finding the right technology node. In DAC. K. Chang, S. Sinha, B. Cline, G. Yeric, and S. K. Lim. 2016. Match-making for Monolithic 3D IC: Finding the right technology node. In DAC."},{"key":"e_1_3_2_1_8_1","unstructured":"C.E. Cummings. 2002. Simulation and synthesis techniques for asynchronous FIFO design. In SNUG.  C.E. Cummings. 2002. Simulation and synthesis techniques for asynchronous FIFO design. In SNUG."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"S. Das J. R. Doppa D. H. Kim P. P. Pande and K. Chakrabarty. 2015. Optimizing 3D NoC design for energy efficiency: A machine learning approach. In ICCAD.  S. Das J. R. Doppa D. H. Kim P. P. Pande and K. Chakrabarty. 2015. Optimizing 3D NoC design for energy efficiency: A machine learning approach. In ICCAD.","DOI":"10.1109\/ICCAD.2015.7372639"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"X. Dong and Y. Xie. 2009. System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs). ASPDAC (2009).  X. Dong and Y. Xie. 2009. System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs). ASPDAC (2009).","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.59"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"A. Hansson K. Goossens and A. R\u0103dulescu. 2007. Avoiding message-dependent deadlock in network-based systems on chip. VLSI design 2007 (2007).  A. Hansson K. Goossens and A. R\u0103dulescu. 2007. Avoiding message-dependent deadlock in network-based systems on chip. VLSI design 2007 (2007).","DOI":"10.1155\/2007\/95859"},{"key":"e_1_3_2_1_13_1","first-page":"36","article-title":"Area and power savings via asymmetric organization of buffers in 3D-NoCs for heterogeneous 3D-SoCs","volume":"48","author":"Joseph J.M.","year":"2017","unstructured":"J.M. Joseph 2017 . Area and power savings via asymmetric organization of buffers in 3D-NoCs for heterogeneous 3D-SoCs . Micpro 48 (2017), 36 -- 47 . J.M. Joseph et al. 2017. Area and power savings via asymmetric organization of buffers in 3D-NoCs for heterogeneous 3D-SoCs. Micpro 48 (2017), 36--47.","journal-title":"Micpro"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"J.M.Joseph etal 2019. NoCs in Heterogeneous 3D SoCs: Co-Design of Routing Strategies and Microarchitectures. IEEE Access 7 (2019).  J.M.Joseph et al. 2019. NoCs in Heterogeneous 3D SoCs: Co-Design of Routing Strategies and Microarchitectures. IEEE Access 7 (2019).","DOI":"10.1109\/ACCESS.2019.2942129"},{"key":"e_1_3_2_1_15_1","volume-title":"Ratatoskr: An open-source framework for in-depth power, performance and area analysis in 3D NoCs. arXiv:1912.05670 [cs.AR]","author":"Joseph J.M.","year":"2019","unstructured":"J.M. Joseph 2019 . Ratatoskr: An open-source framework for in-depth power, performance and area analysis in 3D NoCs. arXiv:1912.05670 [cs.AR] J.M. Joseph et al. 2019. Ratatoskr: An open-source framework for in-depth power, performance and area analysis in 3D NoCs. arXiv:1912.05670 [cs.AR]"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"J.M. Joseph etal 2021. Bridging the Frequency Gap in Heterogeneous 3D SoCs through Technology-Specific NoC Router Architectures. In ASP-DAC.  J.M. Joseph et al. 2021. Bridging the Frequency Gap in Heterogeneous 3D SoCs through Technology-Specific NoC Router Architectures. In ASP-DAC.","DOI":"10.1145\/3394885.3431421"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"L. Bamberg etal 2018. Coding-aware link energy estimation for 2D and 3D networks-on-chip with virtual channels. In PATMOS. IEEE.  L. Bamberg et al. 2018. Coding-aware link energy estimation for 2D and 3D networks-on-chip with virtual channels. In PATMOS. IEEE.","DOI":"10.1109\/PATMOS.2018.8464171"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"L. Zhu etal 2020. Heterogeneous 3D Integration for a RISC-V System with STT-MRAM. IEEE Comp. Arch. Letters (2020).  L. Zhu et al. 2020. Heterogeneous 3D Integration for a RISC-V System with STT-MRAM. IEEE Comp. Arch. Letters (2020).","DOI":"10.1109\/LCA.2020.2992644"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"M. Bahmani etal 2012. A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies. IEEE Com. Soc. An. (2012).  M. Bahmani et al. 2012. A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies. IEEE Com. Soc. An. (2012).","DOI":"10.1109\/ISVLSI.2012.19"},{"key":"e_1_3_2_1_20_1","first-page":"675","article-title":"Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip","volume":"22","author":"Jafarzadeh N.","year":"2014","unstructured":"N. Jafarzadeh 2014 . Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip . IEEE TVLSI 22 , 3 (2014), 675 -- 685 . N. Jafarzadeh et al. 2014. Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip. IEEE TVLSI 22, 3 (2014), 675--685.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_21_1","volume-title":"STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip. In NOCS.","author":"Rasheed S.","year":"2014","unstructured":"S. Rasheed , P. V. Gratz , S. Shakkottai , and J. Hu . 2014 . STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip. In NOCS. S. Rasheed, P. V. Gratz, S. Shakkottai, and J. Hu. 2014. STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip. In NOCS."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"S. Naffziger etal 2020. AMD Chiplet Architecture for High-Performance Server and Desktop Products. In ISSCC.  S. Naffziger et al. 2020. AMD Chiplet Architecture for High-Performance Server and Desktop Products. In ISSCC.","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Taigon Song Chang Liu Yarui Peng and Sung Kyu Lim. 2013. Full-chip Multiple TSV-to-TSV Coupling Extraction and Optimization in 3D ICs. In DAC.  Taigon Song Chang Liu Yarui Peng and Sung Kyu Lim. 2013. Full-chip Multiple TSV-to-TSV Coupling Extraction and Optimization in 3D ICs. In DAC.","DOI":"10.1145\/2463209.2488956"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"W. Gomes etal 2020. Lakefield and Mobility Compute: A 3D Stacked 10nm and 22FFL Hybrid Proc. Sys. in 12\u00d7 12mm 2 1mm Package-on-Package. In ISSCC.  W. Gomes et al. 2020. Lakefield and Mobility Compute: A 3D Stacked 10nm and 22FFL Hybrid Proc. Sys. in 12\u00d7 12mm 2 1mm Package-on-Package. In ISSCC.","DOI":"10.1109\/ISSCC19947.2020.9062957"},{"volume-title":"Focal-plane sensor-processor chips","key":"e_1_3_2_1_26_1","unstructured":"\u00c1. Zar\u00e1ndy. 2011. Focal-plane sensor-processor chips . Springer . \u00c1. Zar\u00e1ndy. 2011. Focal-plane sensor-processor chips. Springer."}],"event":{"name":"NANOCOM '21: The Eighth Annual ACM International Conference on Nanoscale Computing and Communication","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Virtual Event Italy","acronym":"NANOCOM '21"},"container-title":["Proceedings of the Eight Annual ACM International Conference on Nanoscale Computing and Communication"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3477206.3477457","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3477206.3477457","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:49:04Z","timestamp":1750193344000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3477206.3477457"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,7]]},"references-count":26,"alternative-id":["10.1145\/3477206.3477457","10.1145\/3477206"],"URL":"https:\/\/doi.org\/10.1145\/3477206.3477457","relation":{},"subject":[],"published":{"date-parts":[[2021,9,7]]},"assertion":[{"value":"2021-09-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}