{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:33:05Z","timestamp":1771698785589,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,9,7]],"date-time":"2021-09-07T00:00:00Z","timestamp":1630972800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Open Research Grant of State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences","award":["CARCH201916"],"award-info":[{"award-number":["CARCH201916"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61971200"],"award-info":[{"award-number":["61971200"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Zhejiang Lab","award":["2021LE0AB01"],"award-info":[{"award-number":["2021LE0AB01"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,9,7]]},"DOI":"10.1145\/3477206.3477459","type":"proceedings-article","created":{"date-parts":[[2021,9,17]],"date-time":"2021-09-17T10:19:34Z","timestamp":1631873974000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["A Methodology for Simulating Multi-chiplet Systems Using Open-source Simulators"],"prefix":"10.1145","author":[{"given":"Haocong","family":"Zhi","sequence":"first","affiliation":[{"name":"South China University of Technology"}]},{"given":"Xianuo","family":"Xu","sequence":"additional","affiliation":[{"name":"South China University of Technology"}]},{"given":"Weijian","family":"Han","sequence":"additional","affiliation":[{"name":"South China University of Technology"}]},{"given":"Zhilin","family":"Gao","sequence":"additional","affiliation":[{"name":"South China University of Technology"}]},{"given":"Xiaohang","family":"Wang","sequence":"additional","affiliation":[{"name":"South China University of Technology"}]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[{"name":"University of Catania"}]},{"given":"Amit Kumar","family":"Singh","sequence":"additional","affiliation":[{"name":"University of Essex"}]},{"given":"Letian","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Electronic Science and Technology of China"}]}],"member":"320","published-online":{"date-parts":[[2021,9,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2021. Booksim. https:\/\/github.com\/booksim\/booksim2  2021. Booksim. https:\/\/github.com\/booksim\/booksim2"},{"key":"e_1_3_2_1_2_1","unstructured":"2021. DRAMSim2. https:\/\/github.com\/umd-memsys\/DRAMSim2  2021. DRAMSim2. https:\/\/github.com\/umd-memsys\/DRAMSim2"},{"key":"e_1_3_2_1_3_1","unstructured":"2021. The gem5 simulator. http:\/\/gem5.org\/  2021. The gem5 simulator. http:\/\/gem5.org\/"},{"key":"e_1_3_2_1_4_1","unstructured":"2021. GPGPU-Sim 3.x. www.gpgpu-sim.org.  2021. GPGPU-Sim 3.x. www.gpgpu-sim.org."},{"key":"e_1_3_2_1_5_1","unstructured":"2021. Noxim: network-on-chip simulator. http:\/\/sourceforge.net\/projects\/noxim  2021. Noxim: network-on-chip simulator. http:\/\/sourceforge.net\/projects\/noxim"},{"key":"e_1_3_2_1_6_1","unstructured":"2021. The sniper simulator. http:\/\/snipersim.org\/  2021. The sniper simulator. http:\/\/snipersim.org\/"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. ACM\/IEEE Design Automation Conf. 1--6.","author":"Bharadwaj S.","unstructured":"S. Bharadwaj , J. Yin , B. Beckmann , and T. Krishna . 2020. Kite: a family of heterogeneous interposer topologies enabled via accurate interconnect modeling . In Proc. ACM\/IEEE Design Automation Conf. 1--6. S. Bharadwaj, J. Yin, B. Beckmann, and T. Krishna. 2020. Kite: a family of heterogeneous interposer topologies enabled via accurate interconnect modeling. In Proc. ACM\/IEEE Design Automation Conf. 1--6."},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. Int'l Symp. Microelectronics. 155--159","author":"Chaudhary M. W.","unstructured":"M. W. Chaudhary and A. Heinig . 2016. High speed serial interfaces in 2.5D integrated systems . In Proc. Int'l Symp. Microelectronics. 155--159 . M. W. Chaudhary and A. Heinig. 2016. High speed serial interfaces in 2.5D integrated systems. In Proc. Int'l Symp. Microelectronics. 155--159."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"A. Coskun F. Eris A. Joshi A. B. Kahng Y. Ma A. Narayan and V. Srinivas. 2020. Cross-layer co-optimization of network design and chiplet placement in 2.5-D systems. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems (2020).  A. Coskun F. Eris A. Joshi A. B. Kahng Y. Ma A. Narayan and V. Srinivas. 2020. Cross-layer co-optimization of network design and chiplet placement in 2.5-D systems. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems (2020).","DOI":"10.1109\/TCAD.2020.2970019"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2950352"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. Int'l Electron Devices Meeting.","author":"Ingerly D. B.","unstructured":"D. B. Ingerly , S. Amin , L. Aryasomayajula , A. Balankutty , D. Borst , A. Chandra , K. Cheemalapati , C. S. Cook , R. Criss , K. Enamul , W. Gomes , D. Jones , K. C. Kolluru , A. Kandas , G.-S. Kim , H. Ma , D. Pantuso , C.F. Petersburg , M. Phen-givoni, A. M. Pillai , A. Sairam , P. Shekhar , P. Sinha , P. Stover , A. Telang , and Z. Zell . 2019. Foveros: 3D integration and the use of face-to-face chip stacking for logic devices . In Proc. Int'l Electron Devices Meeting. D. B. Ingerly, S. Amin, L. Aryasomayajula, A. Balankutty, D. Borst, A. Chandra, K. Cheemalapati, C. S. Cook, R. Criss, K. Enamul, W. Gomes, D. Jones, K. C. Kolluru, A. Kandas, G.-S. Kim, H. Ma, D. Pantuso, C.F. Petersburg, M. Phen-givoni, A. M. Pillai, A. Sairam, P. Shekhar, P. Sinha, P. Stover, A. Telang, and Z. Zell. 2019. Foveros: 3D integration and the use of face-to-face chip stacking for logic devices. In Proc. Int'l Electron Devices Meeting."},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. Asia and South Pacific Design Automation Conf. 351--356","author":"Kabir M. A.","unstructured":"M. A. Kabir and Y. Peng . 2020. Chiplet-package co-design for 2.5D systems using standard ASIC CAD tools . In Proc. Asia and South Pacific Design Automation Conf. 351--356 . M. A. Kabir and Y. Peng. 2020. Chiplet-package co-design for 2.5D systems using standard ASIC CAD tools. In Proc. Asia and South Pacific Design Automation Conf. 351--356."},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. Int'l Symp' on High-Performance Computer Architecture. 91--102","author":"Li S.","unstructured":"S. Li , L. Peh , and N. K. Jha . 2003. Dynamic voltage scaling with links for power optimization of interconnection networks . In Proc. Int'l Symp' on High-Performance Computer Architecture. 91--102 . S. Li, L. Peh, and N. K. Jha. 2003. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. Int'l Symp' on High-Performance Computer Architecture. 91--102."},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. Electronic Components & Technology Conf.","author":"Mahajan R.","unstructured":"R. Mahajan , R. Sankman , N. Patel , D. W. Kim , and D. Mallik . 2016. Embedded multi-die interconnect bridge (EMIB) - a high density, high bandwidth packaging interconnect . In Proc. Electronic Components & Technology Conf. R. Mahajan, R. Sankman, N. Patel, D. W. Kim, and D. Mallik. 2016. Embedded multi-die interconnect bridge (EMIB) - a high density, high bandwidth packaging interconnect. In Proc. Electronic Components & Technology Conf."},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. IEEE Int'l Symp. High-Performance Computer Architecture. 1--12","author":"Miller J. E.","unstructured":"J. E. Miller , H. Kasture , G. Kurian , C. Gruenwald , N. Beckmann , C. Celio , J. Eastep , and A. Agarwal . 2010. Graphite: a distributed parallel simulator for multicores . In Proc. IEEE Int'l Symp. High-Performance Computer Architecture. 1--12 . J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. 2010. Graphite: a distributed parallel simulator for multicores. In Proc. IEEE Int'l Symp. High-Performance Computer Architecture. 1--12."},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. IEEE Aerospace Conf. 1--12","author":"Mounce G.","unstructured":"G. Mounce , J. Lyke , S. Horan , W. Powell , R. Doyle , and R. Some . 2016. Chiplet based approach for heterogeneous processing and packaging prchitectures . In Proc. IEEE Aerospace Conf. 1--12 . G. Mounce, J. Lyke, S. Horan, W. Powell, R. Doyle, and R. Some. 2016. Chiplet based approach for heterogeneous processing and packaging prchitectures. In Proc. IEEE Aerospace Conf. 1--12."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968904"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. IEEE\/ACM Int'l Symp. Microarchitecture. 14--27","author":"Shao Y. S.","unstructured":"Y. S. Shao , J. Clemons , R. Venkatesan , B. Zimmer , M. Fojtik , N. Jiang , B. Keller , A. Klinefelter , N. Pinckney , and P. Raina . 2019. Simba: scaling deep-learning inference with multi-chip-module-based architecture . In Proc. IEEE\/ACM Int'l Symp. Microarchitecture. 14--27 . Y. S. Shao, J. Clemons, R. Venkatesan, B. Zimmer, M. Fojtik, N. Jiang, B. Keller, A. Klinefelter, N. Pinckney, and P. Raina. 2019. Simba: scaling deep-learning inference with multi-chip-module-based architecture. In Proc. IEEE\/ACM Int'l Symp. Microarchitecture. 14--27."},{"key":"e_1_3_2_1_19_1","first-page":"2","article-title":"2020. The AMD \"Zen 2\" processor","volume":"40","author":"Suggs D.","year":"2020","unstructured":"D. Suggs , M. Subramony , and D. Bouvier . 2020. The AMD \"Zen 2\" processor . IEEE Micro 40 , 2 ( 2020 ), 45--52. D. Suggs, M. Subramony, and D. Bouvier. 2020. The AMD \"Zen 2\" processor. IEEE Micro 40, 2 (2020), 45--52.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"P. Vivet E. Guthmuller Y. Thonnart G. Pillonnet G. Moritz I. Miro-Panad\u00e8s C. Fuguet J. Durupt C. Bernard and D. Varreau. 2020. A 220GOPS 96-core processor with 6 chiplets 3D-stacked on an active interposer offering 0.6ns\/mm latency 3Tb\/s\/mm2 inter-chiplet interconnects and 156mW \/ mm2@82%-peak-efficiency DC-DC converters. In Proc. IEEE Int'l Solid-State Circuits Conf. 46--48.  P. Vivet E. Guthmuller Y. Thonnart G. Pillonnet G. Moritz I. Miro-Panad\u00e8s C. Fuguet J. Durupt C. Bernard and D. Varreau. 2020. A 220GOPS 96-core processor with 6 chiplets 3D-stacked on an active interposer offering 0.6ns\/mm latency 3Tb\/s\/mm2 inter-chiplet interconnects and 156mW \/ mm2@82%-peak-efficiency DC-DC converters. In Proc. IEEE Int'l Solid-State Circuits Conf. 46--48.","DOI":"10.1109\/ISSCC19947.2020.9062927"},{"key":"e_1_3_2_1_21_1","volume-title":"Proc. Int'l Symp. Computer Architecture. 726--738","author":"Yin J.","unstructured":"J. Yin , Z. Lin , O. Kayiran , M. Poremba , M. S. B. Altaf , N. E. Jerger , and G. H. Loh . 2018. Modular routing design for chiplet-based systems . In Proc. Int'l Symp. Computer Architecture. 726--738 . J. Yin, Z. Lin, O. Kayiran, M. Poremba, M. S. B. Altaf, N. E. Jerger, and G. H. Loh. 2018. Modular routing design for chiplet-based systems. In Proc. Int'l Symp. Computer Architecture. 726--738."}],"event":{"name":"NANOCOM '21: The Eighth Annual ACM International Conference on Nanoscale Computing and Communication","location":"Virtual Event Italy","acronym":"NANOCOM '21","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the Eight Annual ACM International Conference on Nanoscale Computing and Communication"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3477206.3477459","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3477206.3477459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:49:04Z","timestamp":1750193344000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3477206.3477459"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,7]]},"references-count":21,"alternative-id":["10.1145\/3477206.3477459","10.1145\/3477206"],"URL":"https:\/\/doi.org\/10.1145\/3477206.3477459","relation":{},"subject":[],"published":{"date-parts":[[2021,9,7]]},"assertion":[{"value":"2021-09-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}