{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:18:29Z","timestamp":1750220309518,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T00:00:00Z","timestamp":1632960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"\u00f0esk\u00e9 Vysok\u00e9 U\u00f0en\u00ed Technick\u00e9 v Praze","award":["SGS19\/175\/OHK3\/3T\/13"],"award-info":[{"award-number":["SGS19\/175\/OHK3\/3T\/13"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,9,30]]},"DOI":"10.1145\/3478684.3479256","type":"proceedings-article","created":{"date-parts":[[2021,10,3]],"date-time":"2021-10-03T06:09:45Z","timestamp":1633241385000},"page":"31-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Register file management for PRET machines"],"prefix":"10.1145","author":[{"given":"Martin","family":"Ko\u0161t'\u00e1l","sequence":"first","affiliation":[{"name":"Czech Technical University in Prague"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michal","family":"Sojka","sequence":"additional","affiliation":[{"name":"Czech Technical University in Prague"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,10,2]]},"reference":[{"volume-title":"16th International Workshop on Worst-Case Execution Time Analysis","year":"2016","author":"Falk H.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","first-page":"47 2190","volume-title":"Sixth Doctoral Workshop on Mathematical and Engineering Methods in Computer Science (MEMICS'10)","volume":"16","author":"Husar A.","year":"2011"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2017.00041"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2546249"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2009.11"},{"volume-title":"Instruction level parallelism in modern processors","year":"2020","author":"Sl\u00e1ma P.","key":"e_1_3_2_1_6_1"}],"event":{"name":"CODES\/ISSS '21: 2021 International Conference on Hardware\/Software Codesign and System Synthesis","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"Virtual Event","acronym":"CODES\/ISSS '21"},"container-title":["Proceedings of the 2021 International Conference on Hardware\/Software Codesign and System Synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3478684.3479256","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3478684.3479256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:11:41Z","timestamp":1750191101000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3478684.3479256"}},"subtitle":["work-in-progress"],"short-title":[],"issued":{"date-parts":[[2021,9,30]]},"references-count":6,"alternative-id":["10.1145\/3478684.3479256","10.1145\/3478684"],"URL":"https:\/\/doi.org\/10.1145\/3478684.3479256","relation":{},"subject":[],"published":{"date-parts":[[2021,9,30]]},"assertion":[{"value":"2021-10-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}