{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,27]],"date-time":"2025-12-27T03:47:54Z","timestamp":1766807274778,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,8]],"date-time":"2021-10-08T00:00:00Z","timestamp":1633651200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,14]]},"DOI":"10.1145\/3479876.3481590","type":"proceedings-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T19:14:45Z","timestamp":1633461285000},"page":"49-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["DUB"],"prefix":"10.1145","author":[{"given":"Srikant","family":"Bharadwaj","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Shomit","family":"Das","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}]},{"given":"Yasuko","family":"Eckert","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}]},{"given":"Mark","family":"Oskin","sequence":"additional","affiliation":[{"name":"University of Washington"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2021,10,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Johnathan Alsop et al. 2019. Optimizing GPU cache policies for MI workloads. In 2019 IISWC. IEEE 243--248.  Johnathan Alsop et al. 2019. Optimizing GPU cache policies for MI workloads. In 2019 IISWC. IEEE 243--248.","DOI":"10.1109\/IISWC47752.2019.9041977"},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. 2017. Radeon's next-generation Vega architecture. https:\/\/en.wikichip.org\/w\/images\/a\/a1\/vega-whitepaper.pdf  AMD. 2017. Radeon's next-generation Vega architecture. https:\/\/en.wikichip.org\/w\/images\/a\/a1\/vega-whitepaper.pdf"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00030"},{"key":"e_1_3_2_1_4_1","volume-title":"Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling. In DAC 2020 (USA) (DAC '20)","author":"Srikant Bharadwaj","year":"2020","unstructured":"Srikant Bharadwaj et al. 2020 . Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling. In DAC 2020 (USA) (DAC '20) . IEEE Press , Article 144, 6 pages. Srikant Bharadwaj et al. 2020. Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling. In DAC 2020 (USA) (DAC '20). IEEE Press, Article 144, 6 pages."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.12"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Jack Choquette et al. 2021. NVIDIA A100 Tensor Core GPU: Performance and Innovation. IEEE Micro (2021).  Jack Choquette et al. 2021. NVIDIA A100 Tensor Core GPU: Performance and Innovation. IEEE Micro (2021).","DOI":"10.1109\/MM.2021.3061394"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00058"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875476"},{"key":"e_1_3_2_1_10_1","volume-title":"Simulator: Version 20.0+. arXiv:2007.03152 [cs.AR]","author":"Lowe-Power Jason","year":"2020","unstructured":"Jason Lowe-Power 2020 . The gem5 Simulator: Version 20.0+. arXiv:2007.03152 [cs.AR] Jason Lowe-Power et al. 2020. The gem5 Simulator: Version 20.0+. arXiv:2007.03152 [cs.AR]"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786595"},{"volume-title":"On-Chip Networks","author":"Enright Jerger Natalie D.","key":"e_1_3_2_1_12_1","unstructured":"Natalie D. Enright Jerger , Tushar Krishna , and Li-Shiuan Peh . 2017. On-Chip Networks , Second Edition. Morgan & Claypool Publishers . Natalie D. Enright Jerger, Tushar Krishna, and Li-Shiuan Peh. 2017. On-Chip Networks, Second Edition. Morgan & Claypool Publishers."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203851"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948913"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_2_1_17_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1433--1436","author":"Yao Yuan","year":"2016","unstructured":"Yuan Yao and Zhonghai Lu . 2016 . Memory-access aware dvfs for network-on-chip in cmps. In 2016 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1433--1436 . Yuan Yao and Zhonghai Lu. 2016. Memory-access aware dvfs for network-on-chip in cmps. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1433--1436."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422784"}],"event":{"name":"NOCS '21: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"],"location":"Virtual Event","acronym":"NOCS '21"},"container-title":["Proceedings of the 15th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3479876.3481590","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3479876.3481590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:19:01Z","timestamp":1750191541000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3479876.3481590"}},"subtitle":["dynamic underclocking and bypassing in nocs for heterogeneous GPU workloads"],"short-title":[],"issued":{"date-parts":[[2021,10,8]]},"references-count":18,"alternative-id":["10.1145\/3479876.3481590","10.1145\/3479876"],"URL":"https:\/\/doi.org\/10.1145\/3479876.3481590","relation":{},"subject":[],"published":{"date-parts":[[2021,10,8]]},"assertion":[{"value":"2021-10-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}