{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T09:41:05Z","timestamp":1782466865899,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,8]],"date-time":"2021-10-08T00:00:00Z","timestamp":1633651200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Federal Ministry of Education and Research (BMBF) and the Ministry of Culture and Science of the German State of North Rhine-Westphalia (MKW) under the Excellence Strategy of the Federal Government and the L\u00e4nder","award":["(DE-82)EXS-SF-Project No. StUpPD_390-21"],"award-info":[{"award-number":["(DE-82)EXS-SF-Project No. StUpPD_390-21"]}]},{"name":"Federal Ministry of Education and Research (BMBF)","award":["16ES1134 and 16ES1133K"],"award-info":[{"award-number":["16ES1134 and 16ES1133K"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,14]]},"DOI":"10.1145\/3479876.3481591","type":"proceedings-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T19:14:45Z","timestamp":1633461285000},"page":"15-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["NEWROMAP"],"prefix":"10.1145","author":[{"given":"Jan Moritz","family":"Joseph","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Murat Sezgin","family":"Baloglu","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yue","family":"Pan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lennart","family":"Bamberg","sequence":"additional","affiliation":[{"name":"GrAI Matter Labs, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,10,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"A Hansson etal 2007. Avoiding message-dependent deadlock in network-based systems on chip. VLSI design (2007).  A Hansson et al. 2007. Avoiding message-dependent deadlock in network-based systems on chip. VLSI design (2007).","DOI":"10.1155\/2007\/95859"},{"key":"e_1_3_2_1_2_1","unstructured":"C Marcon etal 2005. Exploring NoC mapping strategies: an energy and timing aware technique. In DATE. IEEE.  C Marcon et al. 2005. Exploring NoC mapping strategies: an energy and timing aware technique. In DATE. IEEE."},{"key":"e_1_3_2_1_3_1","first-page":"18","article-title":"2019","author":"Graves CE","year":"2019","unstructured":"CE Graves . 2019 . Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection. IEEE TNANO 18 ( 2019 ). CE Graves et al. 2019. Memristor TCAMs Accelerate Regular Expression Matching for Network Intrusion Detection. IEEE TNANO 18 (2019).","journal-title":"IEEE TNANO"},{"key":"e_1_3_2_1_4_1","first-page":"10","article-title":"2015. Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip","volume":"34","author":"Akopyan F","year":"2015","unstructured":"F Akopyan . 2015. Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip . IEEE TCAD 34 , 10 ( 2015 ). F Akopyan et al. 2015. Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip. IEEE TCAD 34, 10 (2015).","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173176"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3472754"},{"key":"e_1_3_2_1_7_1","volume-title":"Loihi: A neuromorphic manycore processor with on-chip learning. Micro","author":"Davies M","year":"2018","unstructured":"M Davies 2018 . Loihi: A neuromorphic manycore processor with on-chip learning. Micro (2018). M Davies et al. 2018. Loihi: A neuromorphic manycore processor with on-chip learning. Micro (2018)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"MF Reza etal 2019. Energy-efficient and high-performance NoC architecture and mapping solution for deep neural networks. In NOCS. IEEE.  MF Reza et al. 2019. Energy-efficient and high-performance NoC architecture and mapping solution for deep neural networks. In NOCS. IEEE.","DOI":"10.1145\/3313231.3352377"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"O Moreira etal 2020. NeuronFlow: A Hybrid Neuromorphic - Dataflow Processor Architecture for AI Workloads. In AICAS. IEEE.  O Moreira et al. 2020. NeuronFlow: A Hybrid Neuromorphic - Dataflow Processor Architecture for AI Workloads. In AICAS. IEEE.","DOI":"10.23919\/DATE48585.2020.9116352"},{"key":"e_1_3_2_1_10_1","first-page":"9","article-title":"2019","volume":"68","author":"Gupta S","year":"2019","unstructured":"S Gupta . 2019 . NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration. IEEE Trans. Comput. 68 , 9 ( 2019 ). S Gupta et al. 2019. NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration. IEEE Trans. Comput. 68, 9 (2019).","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_11_1","unstructured":"S Han etal 2015. Deep compression: Compressing deep neural networks with pruning trained quantization and Huffman coding. arXiv:1510.00149 [cs.CV]  S Han et al. 2015. Deep compression: Compressing deep neural networks with pruning trained quantization and Huffman coding. arXiv:1510.00149 [cs.CV]"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104655"},{"key":"e_1_3_2_1_13_1","volume-title":"ReRAM technology evolution for storage class memory application","author":"Chen Y","unstructured":"Y Chen , C Petti . 2016. ReRAM technology evolution for storage class memory application . In ESSDERC. IEEE. Y Chen, C Petti. 2016. ReRAM technology evolution for storage class memory application. In ESSDERC. IEEE."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"}],"event":{"name":"NOCS '21: International Symposium on Networks-on-Chip","location":"Virtual Event","acronym":"NOCS '21","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"]},"container-title":["Proceedings of the 15th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3479876.3481591","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3479876.3481591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:19:01Z","timestamp":1750191541000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3479876.3481591"}},"subtitle":["mapping CNNs to NoC-interconnected self-contained data-flow accelerators for edge-AI"],"short-title":[],"issued":{"date-parts":[[2021,10,8]]},"references-count":14,"alternative-id":["10.1145\/3479876.3481591","10.1145\/3479876"],"URL":"https:\/\/doi.org\/10.1145\/3479876.3481591","relation":{},"subject":[],"published":{"date-parts":[[2021,10,8]]},"assertion":[{"value":"2021-10-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}