{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T03:36:29Z","timestamp":1774582589084,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,8]],"date-time":"2021-10-08T00:00:00Z","timestamp":1633651200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Spanish Ministry of Scienceand Innovation","award":["BES2017-079971, PID2019-107255GB-C21, PID2019-105660RB-C22"],"award-info":[{"award-number":["BES2017-079971, PID2019-107255GB-C21, PID2019-105660RB-C22"]}]},{"name":"Catalan Government","award":["2017-SGR-1414"],"award-info":[{"award-number":["2017-SGR-1414"]}]},{"name":"European Union Horizon2020","award":["779877 (Mont-Blanc 2020), 826647 (EPI) 946002 (MEEP)"],"award-info":[{"award-number":["779877 (Mont-Blanc 2020), 826647 (EPI) 946002 (MEEP)"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,14]]},"DOI":"10.1145\/3479876.3481601","type":"proceedings-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T19:14:45Z","timestamp":1633461285000},"page":"41-48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["PIugSMART"],"prefix":"10.1145","author":[{"given":"Alireza","family":"Monemi","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Iv\u00e1n","family":"P\u00e9rez","sequence":"additional","affiliation":[{"name":"University of Cantabria, Santander, Spain"}]},{"given":"Neiel","family":"Leyva","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}]},{"given":"Enrique","family":"Vallejo","sequence":"additional","affiliation":[{"name":"University of Cantabria, Santander, Spain"}]},{"given":"Ram\u00f3n","family":"Beivide","sequence":"additional","affiliation":[{"name":"University of Cantabria, Santander, Spain"}]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2021,10,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3356235"},{"key":"e_1_3_2_1_2_1","unstructured":"Semiconductor Industry Association et al. 2008. International technology roadmap for semiconductors. http:\/\/www.itrs.net (2008).  Semiconductor Industry Association et al. 2008. International technology roadmap for semiconductors. http:\/\/www.itrs.net (2008)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521786"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_3_2_1_6_1","volume-title":"2007 25th International Conference on Computer Design. 63--70","author":"Kumary Amit","unstructured":"Amit Kumary , Partha Kunduz , Arvind P. Singhx , Li-Shiuan Pehy , and Niraj K. Jhay . 2007. A 4.6Tbits\/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS . In 2007 25th International Conference on Computer Design. 63--70 . Amit Kumary, Partha Kunduz, Arvind P. Singhx, Li-Shiuan Pehy, and Niraj K. Jhay. 2007. A 4.6Tbits\/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In 2007 25th International Conference on Computer Design. 63--70."},{"key":"e_1_3_2_1_7_1","volume-title":"International Symposium on Performance Analysis of Systems and Software (ISPASS). 195--204","author":"Kwon H.","unstructured":"H. Kwon and T. Krishna . 2017. OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel . In International Symposium on Performance Analysis of Systems and Software (ISPASS). 195--204 . H. Kwon and T. Krishna. 2017. OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel. In International Symposium on Performance Analysis of Systems and Software (ISPASS). 195--204."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2012.6398332"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169049"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.10"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3391442"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.08.007"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the ACM\/SIGDA international symposium on FPGA. 37--46","author":"Papamichael M. K.","unstructured":"M. K. Papamichael and J. C. Hoe . 2012. CONNECT: Re-examining conventional wisdom for designing NoCs in the context of FPGAs . In Proceedings of the ACM\/SIGDA international symposium on FPGA. 37--46 . M. K. Papamichael and J. C. Hoe. 2012. CONNECT: Re-examining conventional wisdom for designing NoCs in the context of FPGAs. In Proceedings of the ACM\/SIGDA international symposium on FPGA. 37--46."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCARC.2018.8541147"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352364"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00015"},{"key":"e_1_3_2_1_17_1","unstructured":"W Snyder P Wasson and D Galbi. Online; accessed may 2017. Verilator-Convert Verilog code to C++\/SystemC. http:\/\/www.veripool.org\/wiki\/verilator.  W Snyder P Wasson and D Galbi. Online; accessed may 2017. Verilator-Convert Verilog code to C++\/SystemC. http:\/\/www.veripool.org\/wiki\/verilator."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537665"}],"event":{"name":"NOCS '21: International Symposium on Networks-on-Chip","location":"Virtual Event","acronym":"NOCS '21","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CAS","IEEE Council on Electronic Design Automation (CEDA)"]},"container-title":["Proceedings of the 15th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3479876.3481601","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3479876.3481601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:19:01Z","timestamp":1750191541000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3479876.3481601"}},"subtitle":["a pluggable open-source module to implement multihop bypass in networks-on-chip"],"short-title":[],"issued":{"date-parts":[[2021,10,8]]},"references-count":18,"alternative-id":["10.1145\/3479876.3481601","10.1145\/3479876"],"URL":"https:\/\/doi.org\/10.1145\/3479876.3481601","relation":{},"subject":[],"published":{"date-parts":[[2021,10,8]]},"assertion":[{"value":"2021-10-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}