{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T19:36:07Z","timestamp":1778700967411,"version":"3.51.4"},"reference-count":76,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T00:00:00Z","timestamp":1643414400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union\u2019s Horizon 2020 research and innovation programme","award":["780215"],"award-info":[{"award-number":["780215"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2022,7,31]]},"abstract":"<jats:p>In recent years, we are witnessing a trend toward in-memory computing for future generations of computers that differs from traditional von-Neumann architecture in which there is a clear distinction between computing and memory units. Considering that data movements between the central processing unit (CPU) and memory consume several orders of magnitude more energy compared to simple arithmetic operations in the CPU, in-memory computing will lead to huge energy savings as data no longer needs to be moved around between these units. In an initial step toward this goal, new non-volatile memory technologies, e.g., resistive RAM (ReRAM) and phase-change memory (PCM), are being explored. This has led to a large body of research that mainly focuses on the design of the memory array and its peripheral circuitry. In this article, we mainly focus on the tile architecture (comprising a memory array and peripheral circuitry) in which storage and compute operations are performed in the (analog) memory array and the results are produced in the (digital) periphery. Such an architecture is termed compute-in-memory-periphery (CIM-P). More precisely, we derive an abstract CIM-tile architecture and define its main building blocks. To bridge the gap between higher-level programming languages and the underlying (analog) circuit designs, an instruction-set architecture is defined that is intended to control and, in turn, sequence the operations within this CIM tile to perform higher-level more complex operations. Moreover, we define a procedure to pipeline the CIM-tile operations to further improve the performance. To simulate the tile and perform design space exploration considering different technologies and parameters, we introduce the fully parameterized first-of-its-kind CIM tile simulator and compiler. Furthermore, the compiler is technology-aware when scheduling the CIM-tile instructions. Finally, using the simulator, we perform several preliminary design space explorations regarding the three competing technologies, ReRAM, PCM, and STT-MRAM concerning CIM-tile parameters, e.g., the number of ADCs. Additionally, we investigate the effect of pipelining in relation to the clock speeds of the digital periphery assuming the three technologies. In the end, we demonstrate that our simulator is also capable of reporting energy consumption for each building block within the CIM tile after the execution of in-memory kernels considering the data-dependency on the energy consumption of the memory array. All the source codes are publicly available.<\/jats:p>","DOI":"10.1145\/3485824","type":"journal-article","created":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T13:39:17Z","timestamp":1643463557000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["MNEMOSENE: Tile Architecture and Simulator for Memristor-based Computation-in-memory"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7602-5066","authenticated-orcid":false,"given":"Mahdi","family":"Zahedi","sequence":"first","affiliation":[{"name":"Delft University of Technology, Mekelweg, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muah Abu","family":"Lebdeh","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Mekelweg, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Bengel","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Wouters","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephan","family":"Menzel","sequence":"additional","affiliation":[{"name":"Peter-Gr\u00fcnberg-Institut, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Le Gallo","sequence":"additional","affiliation":[{"name":"IBM Research\u2013Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abu","family":"Sebastian","sequence":"additional","affiliation":[{"name":"IBM Research\u2013Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Mekelweg, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Mekelweg, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,1,29]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/technical-note\/dram\/tn4007_ddr4_power_calculation.pdf 2017 Calculating Memory Power for DDR4 SDRAM"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750386"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750397"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278678"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130568"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547718"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.22"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_3_1_16_2","unstructured":"Jacob Devlin Ming-Wei Chang Kenton Lee and Kristina Toutanova. 2018. Bert: Pre-training of deep bidirectional transformers for language understanding. Retrieved from https:\/\/arXiv:1810.04805."},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"key":"e_1_3_1_19_2","volume-title":"Proceedings of the 10th International Workshop on Polyhedral Compilation Techniques (IMPACT\u201920)","author":"Drebes Andi","year":"2020","unstructured":"Andi Drebes, Lorenzo Chelini, Oleksandr Zinenko, Albert Cohen, Henk Corporaal, Tobias Grosser, Kanishkan Vadivel, and Nicolas Vasilache. 2020. TC-CIM: Empowering tensor comprehensions for computing-in-memory. In Proceedings of the 10th International Workshop on Polyhedral Compilation Techniques (IMPACT\u201920)."},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1063\/1.4972833"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599611"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2746342"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173171"},{"key":"e_1_3_1_25_2","first-page":"2","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201919)","author":"Gallagher W. J.","year":"2019","unstructured":"W. J. Gallagher, Eric Chien, Tien-Wei Chiang, Jian-Cheng Huang, Meng-Chun Shih, C. Y. Wang, Chih-Hui Weng, Sean Chen, Christine Bair, George Lee, et\u00a0al. 2019. 22 nm STT-MRAM for reflow and automotive uses with high yield, reliability, and magnetic immunity and with performance and shielding options. In Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201919). IEEE, 2\u20137."},{"key":"e_1_3_1_26_2","unstructured":"Amir Gholami. 2018. AI and memory wall. Retrieved from https:\/\/medium.com\/riselab\/ai-and-memory-wall-2cb4265cb0b8."},{"key":"e_1_3_1_27_2","first-page":"31.6.1\u201331.6.4","volume-title":"Proceedings of the International Electron Devices Meeting","author":"Govoreanu B.","year":"2011","unstructured":"B. Govoreanu, G. S. Kar, Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl, and M. Jurczak. 2011. 10*10nm2 Hf\/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation. In Proceedings of the International Electron Devices Meeting. 31.6.1\u201331.6.4. https:\/\/doi.org\/10.1109\/IEDM.2011.6131652"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/MEMRISYS.2015.7378391"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2757210"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2849872"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858415"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800958"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0410-3"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2377721"},{"key":"e_1_3_1_37_2","unstructured":"Kunal Korgaonkar Ronny Ronen Anupam Chattopadhyay and Shahar Kvatinsky. 2019. The bitlet model: Defining a litmus test for the bitwise processing-in-memory paradigm. Retrieved from https:\/\/arXiv:1910.10234."},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2865352"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702542"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/3291054"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744783"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00059"},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2013.02.017"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055294"},{"key":"e_1_3_1_49_2","doi-asserted-by":"crossref","unstructured":"S. R. Nandakumar Manuel Le Gallo Christophe Piveteau Vinay Joshi Giovanni Mariani Irem Boybat Geethan Karunaratne Riduan Khaddam-Aljameh Urs Egger Anastasios Petropoulos et\u00a0al. 2020. Mixed-precision deep learning based on computational memory. Retrieved from https:\/\/arXiv:2001.11773.","DOI":"10.3389\/fnins.2020.00406"},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1145\/3365837"},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/3332257"},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"e_1_3_1_54_2","first-page":"1","article-title":"Memory devices and applications for in-memory computing","author":"Sebastian Abu","year":"2020","unstructured":"Abu Sebastian, Manuel Le Gallo, Riduan Khaddam-Aljameh, and Evangelos Eleftheriou. 2020. Memory devices and applications for in-memory computing. Nature Nanotechnol. (2020), 1\u201316.","journal-title":"Nature Nanotechnol."},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201500865"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-51039-6"},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108658"},{"key":"e_1_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.1140\/epjst\/e2019-900042-x"},{"key":"e_1_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168889"},{"key":"e_1_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702600"},{"key":"e_1_3_1_62_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"e_1_3_1_63_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240314"},{"key":"e_1_3_1_64_2","first-page":"6.7.1\u20136.7.4","volume-title":"Proceedings of the IEEE International Electron Devices Meeting","author":"Jo Sung Hyun","year":"2014","unstructured":"Sung Hyun Jo, T. Kumar, S. Narayanan, W. D. Lu, and H. Nazarian. 2014. 3D-stackable crossbar resistive memory based on Field Assisted Superlinear Threshold (FAST) selector. In Proceedings of the IEEE International Electron Devices Meeting. 6.7.1\u20136.7.4. https:\/\/doi.org\/10.1109\/IEDM.2014.7046999"},{"key":"e_1_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"e_1_3_1_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"e_1_3_1_67_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0023-2"},{"key":"e_1_3_1_68_2","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-019-0089-1"},{"key":"e_1_3_1_69_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_1_70_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2433311"},{"key":"e_1_3_1_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791518"},{"issue":"5","key":"e_1_3_1_72_2","first-page":"1009","article-title":"MNSIM: Simulation platform for memristor-based neuromorphic computing system","volume":"37","author":"Xia Lixue","year":"2017","unstructured":"Lixue Xia, Boxun Li, Tianqi Tang, Peng Gu, Pai-Yu Chen, Shimeng Yu, Yu Cao, Yu Wang, Yuan Xie, and Huazhong Yang. 2017. MNSIM: Simulation platform for memristor-based neuromorphic computing system. IEEE Trans. Comput.-aided Design Integr. Circ. Syst. 37, 5 (2017), 1009\u20131022.","journal-title":"IEEE Trans. Comput.-aided Design Integr. Circ. Syst."},{"key":"e_1_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"e_1_3_1_74_2","volume-title":"Nature Communications","author":"Yao Peng","year":"2017","unstructured":"Peng Yao, Huaqiang Wu, Bin Gao, Sukru Burc Eryilmaz, Xueyao Huang, Wenqiang Zhang, Qingtian Zhang, Ning Deng, Lu ping Shi, H.-S. Philip Wong, and He Qian. 2017. Face classification using electronic synapses. In Nature Communications. Nature Research, London."},{"key":"e_1_3_1_75_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"e_1_3_1_76_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00047"},{"key":"e_1_3_1_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00030"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3485824","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3485824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:11:43Z","timestamp":1750191103000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3485824"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,29]]},"references-count":76,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022,7,31]]}},"alternative-id":["10.1145\/3485824"],"URL":"https:\/\/doi.org\/10.1145\/3485824","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1,29]]},"assertion":[{"value":"2021-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}