{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T10:59:47Z","timestamp":1776769187692,"version":"3.51.2"},"reference-count":60,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T00:00:00Z","timestamp":1643414400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research & Development Program of China","award":["2018YFB1003301"],"award-info":[{"award-number":["2018YFB1003301"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61832011"],"award-info":[{"award-number":["61832011"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Zhejiang Lab","award":["2020KC0AB03"],"award-info":[{"award-number":["2020KC0AB03"]}]},{"name":"NSF","award":["2011146, 1738783, 1910413, 1718080"],"award-info":[{"award-number":["2011146, 1738783, 1910413, 1718080"]}]},{"name":"Research Grants Council of the Hong Kong Special Administrative Region, China","award":["11219319"],"award-info":[{"award-number":["11219319"]}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"crossref","award":["2020M680568, 2021T140376"],"award-info":[{"award-number":["2020M680568, 2021T140376"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Storage"],"published-print":{"date-parts":[[2022,2,28]]},"abstract":"<jats:p>NAND flash memory-based SSDs have been widely adopted. The scaling of SSD has evolved from plannar (2D) to 3D stacking. For reliability and other reasons, the technology node in 3D NAND SSD is larger than in 2D, but data density can be increased via increasing bit-per-cell. In this work, we develop a novel reprogramming scheme for TLCs in 3D NAND SSD, such that a cell can be programmed and reprogrammed several times before it is erased. Such reprogramming can improve the endurance of a cell and the speed of programming, and increase the amount of bits written in a cell per program\/erase cycle, i.e., effective capacity. Our work is the first to perform a real 3D NAND SSD test to validate the feasibility of the reprogram operation. From the collected data, we derive the restrictions of performing reprogramming due to reliability challenges. Furthermore, a reprogrammable SSD (ReSSD) is designed to structure reprogram operations. ReSSD is evaluated in a case study in RAID 5 system (RSS-RAID). Experimental results show that RSS-RAID can improve the endurance by 35.7%, boost write performance by 15.9%, and increase effective capacity by 7.71%, with negligible overhead compared with conventional 3D SSD-based RAID 5 system.<\/jats:p>","DOI":"10.1145\/3487064","type":"journal-article","created":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T19:07:01Z","timestamp":1643483221000},"page":"1-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Reprogramming 3D TLC Flash Memory based Solid State Drives"],"prefix":"10.1145","volume":"18","author":[{"given":"Congming","family":"Gao","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Ye","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Kowloon, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Kowloon, Hong Kong, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[{"name":"East China Normal University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiwu","family":"Shu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,1,29]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.5555\/1404014.1404019"},{"key":"e_1_3_1_3_2","volume-title":"Proceedings of the Zeitschrift f\u00fcr physikalische Chemie","author":"Arrhenius Svante","year":"1889","unstructured":"Svante Arrhenius. 1889. \u00dcber die reaktionsgeschwindigkeit bei der inversion von rohrzucker durch S\u00e4uren. In Proceedings of the Zeitschrift f\u00fcr physikalische Chemie. De Gruyter Oldenbourg."},{"key":"e_1_3_1_4_2","volume-title":"JEDEC STANDARD:Stress-Test-Driven Qualification of Integrated Circuits JESD47H.01","author":"ASSOCIATION JEDEC SOLID STATE TECHNOLOGY","year":"2011","unstructured":"JEDEC SOLID STATE TECHNOLOGY ASSOCIATION. 2011. JEDEC STANDARD:Stress-Test-Driven Qualification of Integrated Circuits JESD47H.01. JEDEC."},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.61"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/1027794.1027801"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278533"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968462"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1993.1005"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062339"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2014.6839661"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3143314.3078527"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00046"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275737"},{"key":"e_1_3_1_18_2","article-title":"Pareto principle","author":"contributors Wikipedia","year":"2019","unstructured":"Wikipedia contributors. 2019. Pareto principle. Retrieved January 8, 2022 from https:\/\/en.wikipedia.org\/w\/index.php?title=Pareto_principleoldid=904233270.","journal-title":"Retrieved January 8, 2022 from https:\/\/en.wikipedia.org\/w\/index.php?title=Pareto_principleoldid=904233270"},{"key":"e_1_3_1_19_2","article-title":"Western Digital Announces Industry\u2019s First 96-Layer 3D NAND Technology","author":"Digital Western","year":"2017","unstructured":"Western Digital. 2017. Western Digital Announces Industry\u2019s First 96-Layer 3D NAND Technology. Retrieved January 8, 2022 from https:\/\/www.westerndigital.com\/company\/newsroom\/press-releases\/2017\/2017-06-27-western-digital-announces-industrys-first-96-layer-3d-nand-technology.","journal-title":"Retrieved January 8, 2022 from https:\/\/www.westerndigital.com\/company\/newsroom\/press-releases\/2017\/2017-06-27-western-digital-announces-industrys-first-96-layer-3d-nand-technology"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3131850"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2019.000-5"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855544"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358323"},{"key":"e_1_3_1_24_2","volume-title":"Proceedings of the Seagate","author":"Haratsch Erich F.","year":"2017","unstructured":"Erich F. Haratsch. 2017. Controller technologies for managing 3D NAND flash memories. In Proceedings of the Seagate. Flash Memory Summit."},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195982"},{"key":"e_1_3_1_26_2","article-title":"Samsung Now Mass Producing 96-Layer 3D NAND","author":"Hruska Joel","year":"2018","unstructured":"Joel Hruska. 2018. Samsung Now Mass Producing 96-Layer 3D NAND. Retrieved January 8, 2022 from https:\/\/www.extremetech.com\/computing\/273167-samsung-now-mass-producing-96-layer\/-3d-nand.","journal-title":"Retrieved January 8, 2022 from https:\/\/www.extremetech.com\/computing\/273167-samsung-now-mass-producing-96-layer\/-3d-nand"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.197"},{"key":"e_1_3_1_29_2","volume-title":"Proceedings of the Symposium on VLSI Technology","author":"Jang Jaehoon","year":"2009","unstructured":"Jaehoon Jang, Han-Soo Kim, Wonseok Cho, Hoosung Cho, Jinho Kim, Sun Il Shim, Younggoan Jang, Jae-Hun Jeong, Byoung-Keun Son, Dong Woo Kim, Kihyun, Jae-Joo Shim, Jin Soo Lim, Kyoung-Hoon Kim, Su Youn Yi, Ju-Young Lim, Dewill Chung, Hui-Chang Moon, Sungmin Hwang, Jong-Wook Lee, Yong-Hoon Son, U-In Chung, and Won-Seong Lee. 2009. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory. In Proceedings of the Symposium on VLSI Technology. IEEE."},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.5555\/2591305.2591312"},{"key":"e_1_3_1_31_2","unstructured":"Timothy J. Johnson. 1998. Raid-5 parity generation and data reconstruction. U.S. Patent 5 805 788[P]. 1998-9-8."},{"key":"e_1_3_1_32_2","volume-title":"Proceedings of the IEEE Booktitle of Solid-State Circuits","author":"Jung Tae-Sung","year":"1996","unstructured":"Tae-Sung Jung, Young-Joan Choi, Kang-Deog Suh, Byung-Hoon Suh, Jin-Ki Kim, Young-Ho Lim, Yong-Nam Koh, Jong-Wook Park, Ki-Jong Lee, Jung-Hoon Park, Kee-Tae Park, Jhang-Rae Kim, Jeong-Hyong Yi, and Hyung-Kyu Lim. 1996. A 117-mm\/sup 2\/3.3-V only 128-Mb multilevel NAND flash memory for mass storage applications. In Proceedings of the IEEE Booktitle of Solid-State Circuits. IEEE."},{"key":"e_1_3_1_33_2","volume-title":"Proceedings of the International Solid-State Circuits Conference","author":"Kim C.","unstructured":"C. Kim, J. Cho, W. Jeong, I. Park, H. Park, D. Kim, D. Kang, S. Lee, J. Lee, W. Kim, J. Park, Y. Ahn, J. Lee, J. Lee, S. Kim, H. Yoon, J. Yu, N. Choi, Y. Kwon, N. Kim, H. Jang, J. Park, S. Song, Y. Park, J. Bang, S. Hong, B. Jeong, H. Kim, C. Lee, Y. Min, I. Lee, I. Kim, S. Kim, D. Yoon, K. Kim, Y. Choi, M. Kim, H. Kim, P. Kwak, J. Ihm, D. Byeon, J. Lee, K. Park, and K. Kyung. [n.d.]. 11.4 A 512Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory. In Proceedings of the International Solid-State Circuits Conference. IEEE."},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939081"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755878"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062264"},{"key":"e_1_3_1_37_2","volume-title":"Proceedings of the International Solid-State Circuits Conference","author":"Lee Seungjae","year":"2016","unstructured":"Seungjae Lee, Jin-Yub Lee, I. Park, Jong-Yeol Park, Sung-Won Yun, Min-su Kim, Jong-Hoon Lee, Min-Seok Kim, Kangbin Lee, Taeeun Kim, Byungkyu Cho, Dooho Cho, S. Yun, Jung-No Im, H. Yim, Kyung-hwa Kang, Suchang Jeon, S. Jo, Yang-Lo Ahn, S. Joe, Suyong Kim, Deok-kyun Woo, Jiyoon Park, H. Park, Youngmin Kim, Jonghoon Park, Yongsuk Choi, M. Hirano, Jeong-Don Ihm, B. Jeong, Seon-Kyoo Lee, Moosung Kim, Hokil Lee, S. Seo, H. Jeon, Chan-ho Kim, Hyunggon Kim, Jintae Kim, Y. Yim, Hoosung Kim, D. Byeon, Hyang-Ja Yang, Ki-Tae Park, K. Kyung, and Jeong-Hyuk Choi. 2016. 7.5 A 128Gb 2b\/cell NAND flash memory in 14nm technology with tPROG= 640 \\mu s and 800MB\/s I\/O rate. In Proceedings of the International Solid-State Circuits Conference. IEEE."},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/1376616.1376723"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2016.52"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.5555\/3189759.3189766"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208278"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.5555\/2930583.2930591"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.5555\/2643634.2643649"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.5555\/2967126"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.5555\/2412028"},{"key":"e_1_3_1_47_2","article-title":"MT29F1T08EEHAFJ4-3R 3D TLC NAND Flash","year":"2018","unstructured":"Micron. 2018. MT29F1T08EEHAFJ4-3R 3D TLC NAND Flash. Retrieved January 8, 2022 from https:\/\/www.micron.com\/products\/nand-flash\/3d-nand\/part-catalog\/mt29f1t08eehafj4-3r.","journal-title":"https:\/\/www.micron.com\/products\/nand-flash\/3d-nand\/part-catalog\/mt29f1t08eehafj4-3r"},{"key":"e_1_3_1_48_2","article-title":"Micron 3D NAND Flash Memory. Technical Report","author":"Technology Inc. Micron","year":"2016","unstructured":"Inc. Micron Technology. 2016. Micron 3D NAND Flash Memory. Technical Report. Retrieved January 8, 2022 from https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/product-flyer\/3d_nand_flyer.pdf?la=en.","journal-title":"https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/product-flyer\/3d_nand_flyer.pdf?la=en"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836721"},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.5555\/2534861.2534868"},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519081"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.5555\/2022245.2022264"},{"key":"e_1_3_1_53_2","article-title":"Unexpected Power Loss Protection. Technical Report","year":"2013","unstructured":"SanDisk. 2013. Unexpected Power Loss Protection. Technical Report. Retrieved January 8, 2022 from http:\/\/www.sandisk.com\/Assets\/docs\/Unexpected.","journal-title":"Retrieved January 8, 2022 from http:\/\/www.sandisk.com\/Assets\/docs\/Unexpected"},{"key":"e_1_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.5555\/3014904.3014969"},{"key":"e_1_3_1_55_2","volume-title":"Proceedings of the Transactions on Very Large Scale Integration Systems","author":"Shi Liang","year":"2015","unstructured":"Liang Shi, Yejia Di, Mengying Zhao, Chun Jason Xue, Kaijie Wu, and Edwin H.-M. Sha. 2015. Exploiting process variation for write performance improvement on NAND flash memory storage systems. In Proceedings of the Transactions on Very Large Scale Integration Systems. IEEE."},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2012.20"},{"key":"e_1_3_1_57_2","volume-title":"Proceedings of the Language Evolution and Computation Workshop\/Course at ESSLLI","author":"Tullo Catriona","year":"2003","unstructured":"Catriona Tullo and James Hurford. 2003. Modelling zipfian distributions in language. In Proceedings of the Language Evolution and Computation Workshop\/Course at ESSLLI."},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2013.08.010"},{"key":"e_1_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.5555\/2750482.2750502"},{"key":"e_1_3_1_60_2","article-title":"YS9083XT\/YS9081XT SSD Platform","year":"2018","unstructured":"YEESTOR. 2018. YS9083XT\/YS9081XT SSD Platform. Retrieved January 8, 2022 from http:\/\/www.yeestor.com\/index-product-info-id-946-cid-33-pid-3-infopid-33.html.","journal-title":"Retrieved January 8, 2022 from http:\/\/www.yeestor.com\/index-product-info-id-946-cid-33-pid-3-infopid-33.html"},{"key":"e_1_3_1_61_2","volume-title":"Proceedings of the Flash Memory Summit","author":"Yoon Jung H.","year":"2017","unstructured":"Jung H. Yoon, Ranjana Godse, Gary Tressler, and Hillery Hunter. 2017. 3D-NAND scaling and 3D-SCM\u2013implications to enterprise storage. In Proceedings of the Flash Memory Summit."}],"container-title":["ACM Transactions on Storage"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3487064","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3487064","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3487064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:10:09Z","timestamp":1750183809000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3487064"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,29]]},"references-count":60,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,2,28]]}},"alternative-id":["10.1145\/3487064"],"URL":"https:\/\/doi.org\/10.1145\/3487064","relation":{},"ISSN":["1553-3077","1553-3093"],"issn-type":[{"value":"1553-3077","type":"print"},{"value":"1553-3093","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1,29]]},"assertion":[{"value":"2020-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}