{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:14:58Z","timestamp":1750220098418,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,10,19]],"date-time":"2021-10-19T00:00:00Z","timestamp":1634601600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"2019 Quancheng 5150 Talents Doubles Plan (Innovative Talents)"},{"name":"National Key R&D Program of China","award":["2020YFB1805505"],"award-info":[{"award-number":["2020YFB1805505"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,10,19]]},"DOI":"10.1145\/3487075.3487150","type":"proceedings-article","created":{"date-parts":[[2021,12,7]],"date-time":"2021-12-07T20:35:15Z","timestamp":1638909315000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["HLS Based Ultra-low Latency FAST Protocol Decoder"],"prefix":"10.1145","author":[{"given":"Hongwei","family":"Kan","sequence":"first","affiliation":[{"name":"Guangdong Inspur Intelligent Computing Technology Co. Ltd, China and Digital Guangdong network construction co. Ltd, China"}]},{"given":"Rui","family":"Hao","sequence":"additional","affiliation":[{"name":"Guangdong Inspur Intelligent Computing Technology Co. Ltd, China"}]},{"given":"Jiangwei","family":"Wang","sequence":"additional","affiliation":[{"name":"Guangdong Inspur Intelligent Computing Technology Co. Ltd, China"}]},{"given":"Guoqiang","family":"Mei","sequence":"additional","affiliation":[{"name":"Inspur Electronic Information Industry Co. Ltd, China"}]},{"given":"Dongdong","family":"Su","sequence":"additional","affiliation":[{"name":"Inspur Electronic Information Industry Co. Ltd, China"}]},{"given":"Songqing","family":"Deng","sequence":"additional","affiliation":[{"name":"Digital Guangdong network construction co. Ltd, China"}]}],"member":"320","published-online":{"date-parts":[[2021,12,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"High frequency trading and its impact on market quality [J]","author":"Brogaard J","year":"2010","unstructured":"Brogaard J ( 2010 ). High frequency trading and its impact on market quality [J] . Northwestern University Kellogg School of Management Working Paper . Brogaard J (2010). High frequency trading and its impact on market quality [J]. Northwestern University Kellogg School of Management Working Paper."},{"volume-title":"A low-latency library in FPGA hardware for high-frequency trading (HFT) [C]\/\/2012 IEEE 20th annual symposium on high-performance interconnects","year":"2012","key":"e_1_3_2_1_2_1","unstructured":"LOCKWOOD J W, GUPTE A, MEHTA N , ( 2012 ). A low-latency library in FPGA hardware for high-frequency trading (HFT) [C]\/\/2012 IEEE 20th annual symposium on high-performance interconnects . IEEE , 9\u201316. LOCKWOOD J W, GUPTE A, MEHTA N, (2012). A low-latency library in FPGA hardware for high-frequency trading (HFT) [C]\/\/2012 IEEE 20th annual symposium on high-performance interconnects. IEEE, 9\u201316."},{"key":"e_1_3_2_1_3_1","first-page":"73","volume-title":"Ultra Low-latency MAC\/PCS IP for High-speed Ethernet,\"\u00a02020 International Conference on Space-Air-Ground Computing (SAGC)","author":"Yuan H.","year":"2020","unstructured":"D. Yuan , H. Kan and S. Wang ( 2020 ). Ultra Low-latency MAC\/PCS IP for High-speed Ethernet,\"\u00a02020 International Conference on Space-Air-Ground Computing (SAGC) , pp. 73 - 75 . D. Yuan, H. Kan and S. Wang (2020). Ultra Low-latency MAC\/PCS IP for High-speed Ethernet,\"\u00a02020 International Conference on Space-Air-Ground Computing (SAGC), pp. 73-75."},{"key":"e_1_3_2_1_4_1","first-page":"146","volume-title":"Trusted Edge Cloud Computing Mechanism Based on FPGA Cluster,\"\u00a02020 IEEE 8th International Conference on Computer Science and Network Technology (ICCSNT)","author":"Kan R.","year":"2020","unstructured":"H. Kan , R. Li , D. Su , Y. Wang , Y. Shen and W. Liu ( 2020 ). Trusted Edge Cloud Computing Mechanism Based on FPGA Cluster,\"\u00a02020 IEEE 8th International Conference on Computer Science and Network Technology (ICCSNT) , pp. 146 - 149 . H. Kan, R. Li, D. Su, Y. Wang, Y. Shen and W. Liu (2020). Trusted Edge Cloud Computing Mechanism Based on FPGA Cluster,\"\u00a02020 IEEE 8th International Conference on Computer Science and Network Technology (ICCSNT), pp. 146-149."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3443467.3443915"},{"volume-title":"High frequency trading acceleration using FPGAs[C]\/\/2011 21st International Conference on Field Programmable Logic and Applications","year":"2011","key":"e_1_3_2_1_6_1","unstructured":"LEBER C, GEIB B, LITZ H ( 2011 ). High frequency trading acceleration using FPGAs[C]\/\/2011 21st International Conference on Field Programmable Logic and Applications . IEEE , 317\u2013322. LEBER C, GEIB B, LITZ H (2011). High frequency trading acceleration using FPGAs[C]\/\/2011 21st International Conference on Field Programmable Logic and Applications. IEEE, 317\u2013322."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/EDGE50951.2020.00012","volume-title":"A FPGA based intra-parallel architecture for PageRank graph processing,\" 2020 IEEE International Conference on Edge Computing (EDGE)","author":"Guoqiang H.","year":"2020","unstructured":"M. Guoqiang , H. Rui , W. Jiangwei , K. Hongwei and L. Rengang ( 2020 ). A FPGA based intra-parallel architecture for PageRank graph processing,\" 2020 IEEE International Conference on Edge Computing (EDGE) , pp. 31 - 38 . M. Guoqiang, H. Rui, W. Jiangwei, K. Hongwei and L. Rengang (2020). A FPGA based intra-parallel architecture for PageRank graph processing,\" 2020 IEEE International Conference on Edge Computing (EDGE), pp. 31-38."},{"key":"e_1_3_2_1_8_1","volume-title":"FAST Specification Version 1.1[EB\/OL]. https:\/\/www.fixtrading.org\/packages\/fast-specification-version-1-1\/","author":"Rosenberg","year":"2006","unstructured":"D. Rosenberg ( 2006 ). FAST Specification Version 1.1[EB\/OL]. https:\/\/www.fixtrading.org\/packages\/fast-specification-version-1-1\/ . D. Rosenberg (2006). FAST Specification Version 1.1[EB\/OL]. https:\/\/www.fixtrading.org\/packages\/fast-specification-version-1-1\/."},{"key":"e_1_3_2_1_9_1","volume-title":"FIX Protocol organization","author":"Version","year":"2001","unstructured":"FINANCIAL INFORMATION EXCHANGE PROTOCOL (FIX), Version 4.2 with Errata 20010501 , FIX Protocol organization , 2001 . FINANCIAL INFORMATION EXCHANGE PROTOCOL (FIX), Version 4.2 with Errata 20010501, FIX Protocol organization, 2001."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914917"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.50"},{"volume-title":"Spring, 2013.","year":"2013","key":"e_1_3_2_1_12_1","unstructured":"HUA D, REN J, LIU C , ( 2013 ). Hardware Accelerated Decoding of FIX\/FAST and Book Building of Market Data[J] . Spring, 2013. HUA D, REN J, LIU C, (2013). Hardware Accelerated Decoding of FIX\/FAST and Book Building of Market Data[J]. Spring, 2013."},{"volume-title":"Build fast, trade fast: FPGA-based high-frequency trading using high-level synthesis[C]\/\/2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","year":"2017","key":"e_1_3_2_1_13_1","unstructured":"BOUTROS A, GRADY B, ABBAS M , ( 2017 ). Build fast, trade fast: FPGA-based high-frequency trading using high-level synthesis[C]\/\/2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig) . IEEE , 1\u20136. BOUTROS A, GRADY B, ABBAS M, (2017). Build fast, trade fast: FPGA-based high-frequency trading using high-level synthesis[C]\/\/2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE, 1\u20136."},{"key":"e_1_3_2_1_14_1","volume-title":"2012 IEEE 20th Annual Symposium on. IEEE: 9-16","author":"Lockwood J W","year":"2012","unstructured":"Lockwood J W , Gupte A , Mehta N , ( 2012 ). A low-latency library in FPGA hardware for high frequency trading (HFT)[C]\/\/High-Performance Interconnects (HOTI) , 2012 IEEE 20th Annual Symposium on. IEEE: 9-16 . Lockwood J W, Gupte A, Mehta N, (2012). A low-latency library in FPGA hardware for high frequency trading (HFT)[C]\/\/High-Performance Interconnects (HOTI), 2012 IEEE 20th Annual Symposium on. IEEE: 9-16."},{"volume-title":"A scalable architecture for low-latency market-data processing on FPGA[C]\/\/2016 IEEE Symposium on Computers and Communication (ISCC)","year":"2016","key":"e_1_3_2_1_15_1","unstructured":"TANG Q, SU M, JIANG L , ( 2016 ). A scalable architecture for low-latency market-data processing on FPGA[C]\/\/2016 IEEE Symposium on Computers and Communication (ISCC) . IEEE , 597\u2013603. TANG Q, SU M, JIANG L, (2016). A scalable architecture for low-latency market-data processing on FPGA[C]\/\/2016 IEEE Symposium on Computers and Communication (ISCC). IEEE, 597\u2013603."},{"volume-title":"A Hardware Structure for FAST Protocol Decoding Adapting to 40Gbps Bandwidth [J]. DEStech Transactions on Computer Science and Engineering, (csma)","year":"2017","key":"e_1_3_2_1_16_1","unstructured":"YU L, FU Y, LIU T ( 2017 ). A Hardware Structure for FAST Protocol Decoding Adapting to 40Gbps Bandwidth [J]. DEStech Transactions on Computer Science and Engineering, (csma) . YU L, FU Y, LIU T (2017). A Hardware Structure for FAST Protocol Decoding Adapting to 40Gbps Bandwidth [J]. DEStech Transactions on Computer Science and Engineering, (csma)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2014.6868785"},{"key":"e_1_3_2_1_18_1","first-page":"30","volume-title":"ITRDC_TechMag_040_202011","author":"Yue Z.","unstructured":"Z. Yue Z. Qiang L. Cheng Hao and Z. Jian Yu . Accelerate the realization of market quotations and improve the energy efficiency of financial transactions-FPGA-based ultra-low latency market quotation system,\" THE FORELAND OF TRADING TECHNOLOGY , ITRDC_TechMag_040_202011 , pp. 30 - 36 . Z. Yue Z. Qiang L. Cheng Hao and Z. Jian Yu. Accelerate the realization of market quotations and improve the energy efficiency of financial transactions-FPGA-based ultra-low latency market quotation system,\" THE FORELAND OF TRADING TECHNOLOGY, ITRDC_TechMag_040_202011, pp. 30-36."}],"event":{"name":"CSAE 2021: The 5th International Conference on Computer Science and Application Engineering","acronym":"CSAE 2021","location":"Sanya China"},"container-title":["Proceedings of the 5th International Conference on Computer Science and Application Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3487075.3487150","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3487075.3487150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:10:10Z","timestamp":1750183810000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3487075.3487150"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,19]]},"references-count":18,"alternative-id":["10.1145\/3487075.3487150","10.1145\/3487075"],"URL":"https:\/\/doi.org\/10.1145\/3487075.3487150","relation":{},"subject":[],"published":{"date-parts":[[2021,10,19]]},"assertion":[{"value":"2021-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}