{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:17:17Z","timestamp":1750220237657,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,9,27]],"date-time":"2021-09-27T00:00:00Z","timestamp":1632700800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,9,27]]},"DOI":"10.1145\/3488423.3519321","type":"proceedings-article","created":{"date-parts":[[2022,5,9]],"date-time":"2022-05-09T15:02:51Z","timestamp":1652108571000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["DRAM Refresh with Master Wordline Granularity Control of Refresh Intervals"],"prefix":"10.1145","author":[{"given":"Thomas","family":"Vogelsang","sequence":"first","affiliation":[{"name":"Rambus, Inc., United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brent","family":"Haukness","sequence":"additional","affiliation":[{"name":"Rambus, Inc., United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Linstadt","sequence":"additional","affiliation":[{"name":"Rambus, Inc., United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Torsten","family":"Partsch","sequence":"additional","affiliation":[{"name":"Rambus, Inc., United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James","family":"Tringali","sequence":"additional","affiliation":[{"name":"Rambus, Inc., United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,5,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"July","author":"JEDEC","year":"2020","unstructured":"JEDEC Standard JESD79-5. DDR5 SDRAM. JEDEC Solid State Technology Association , July 2020 . JEDEC Standard JESD79-5. DDR5 SDRAM. JEDEC Solid State Technology Association, July 2020."},{"key":"e_1_3_2_1_2_1","volume-title":"Low Power Double Data Rate 5 (LPDDR5)","author":"JEDEC","year":"2020","unstructured":"JEDEC Standard JESD209-5A. Low Power Double Data Rate 5 (LPDDR5) . JEDEC Solid State Technology Association , January 2020 JEDEC Standard JESD209-5A. Low Power Double Data Rate 5 (LPDDR5). JEDEC Solid State Technology Association, January 2020"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"\"Dram retention at cryogenic temperatures.\" In 2018 IEEE International Memory Workshop (IMW)","author":"Vogelsang Thomas","year":"2018","unstructured":"Wang, Fiona, Thomas Vogelsang , Brent Haukness , and Stephen C. Magee . \"Dram retention at cryogenic temperatures.\" In 2018 IEEE International Memory Workshop (IMW) , pp. 1 - 4 . IEEE , 2018 . Wang, Fiona, Thomas Vogelsang, Brent Haukness, and Stephen C. Magee. \"Dram retention at cryogenic temperatures.\" In 2018 IEEE International Memory Workshop (IMW), pp. 1-4. IEEE, 2018."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123945"},{"key":"e_1_3_2_1_7_1","first-page":"213","article-title":"\"Flikker: Saving DRAM refresh-power through critical data partitioning","author":"Pattabiraman Karthik","year":"2011","unstructured":"Liu, Song, Karthik Pattabiraman , Thomas Moscibroda , and Benjamin G. Zorn . \"Flikker: Saving DRAM refresh-power through critical data partitioning .\" In Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems , pp. 213 - 224 . 2011 . Liu, Song, Karthik Pattabiraman, Thomas Moscibroda, and Benjamin G. Zorn. \"Flikker: Saving DRAM refresh-power through critical data partitioning.\" In Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, pp. 213-224. 2011.","journal-title":"Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080242"},{"key":"e_1_3_2_1_10_1","first-page":"427","volume-title":"A variable-retention-time (VRT) aware refresh for DRAM systems.\" In 2015 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks","author":"Moinuddin","year":"2015","unstructured":"Qureshi, Moinuddin K., Dae-Hyun Kim , Samira Khan , Prashant J. Nair , and Onur Mutlu . \"AVATAR : A variable-retention-time (VRT) aware refresh for DRAM systems.\" In 2015 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks , pp. 427 - 437 . IEEE , 2015 . Qureshi, Moinuddin K., Dae-Hyun Kim, Samira Khan, Prashant J. Nair, and Onur Mutlu. \"AVATAR: A variable-retention-time (VRT) aware refresh for DRAM systems.\" In 2015 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks, pp. 427-437. IEEE, 2015."},{"key":"e_1_3_2_1_11_1","first-page":"155","article-title":"Retention-aware placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM","author":"Ravi","year":"2006","unstructured":"Venkatesan, Ravi K., Stephen Herr , and Eric Rotenberg . \" Retention-aware placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM .\" In The Twelfth International Symposium on High-Performance Computer Architecture , 2006 ., pp. 155 - 165 . IEEE, 2006. Venkatesan, Ravi K., Stephen Herr, and Eric Rotenberg. \"Retention-aware placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM.\" In The Twelfth International Symposium on High-Performance Computer Architecture, 2006., pp. 155-165. IEEE, 2006.","journal-title":"The Twelfth International Symposium on High-Performance Computer Architecture"},{"key":"e_1_3_2_1_12_1","volume-title":"Workshop, JEDEC Solid State Technology Association","author":"Rhoden Desi","year":"2019","unstructured":"Desi Rhoden . \u201c DDR5 Module Overview & JEDEC Release Plans.\u201d JEDEC DDR5 Workshop, JEDEC Solid State Technology Association , 2019 . Desi Rhoden. \u201cDDR5 Module Overview & JEDEC Release Plans.\u201d JEDEC DDR5 Workshop, JEDEC Solid State Technology Association, 2019."},{"volume-title":"IEEE","year":"2010","key":"e_1_3_2_1_13_1","unstructured":"Vogelsang, Thomas. \"Understanding the energy consumption of dynamic random access memories.\" In 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 363-374 . IEEE , 2010 . Vogelsang, Thomas. \"Understanding the energy consumption of dynamic random access memories.\" In 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 363-374. IEEE, 2010."},{"key":"e_1_3_2_1_14_1","volume-title":"Ottawa","author":"TechInsights","year":"2019","unstructured":"TechInsights Report MFR-1902-801. \u201c Samsung K3UH7H70AM-AGCL 1y nm 8 Gb LPDDR4X SDRAM Memory Floorplan Analysis .\u201d Ottawa , 2019 . TechInsights Report MFR-1902-801. \u201cSamsung K3UH7H70AM-AGCL 1y nm 8 Gb LPDDR4X SDRAM Memory Floorplan Analysis.\u201d Ottawa, 2019."},{"key":"e_1_3_2_1_15_1","volume-title":"San Jose","author":"Cypress Semiconductor Corporation","year":"2019","unstructured":"Cypress Semiconductor Corporation . \u201c 1-Gb (128 MB)\/512-Mb (64 MB), GL-T MirrorBit\u00ae Eclipse\u2122 Flash .\u201d San Jose , April 2019 Cypress Semiconductor Corporation. \u201c1-Gb (128 MB)\/512-Mb (64 MB), GL-T MirrorBit\u00ae Eclipse\u2122 Flash.\u201d San Jose, April 2019"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_3_2_1_17_1","first-page":"110","volume-title":"A Fast and Cycle-Accurate SystemC\/TLM-Based DRAM Simulator.\" In International Conference on Embedded Computer Systems","author":"Jung Matthias","year":"2020","unstructured":"Steiner, Lukas, Matthias Jung , Felipe S. Prado , Kirill Bykov , and Norbert Wehn . \"DRAMSys4.0 : A Fast and Cycle-Accurate SystemC\/TLM-Based DRAM Simulator.\" In International Conference on Embedded Computer Systems , pp. 110 - 126 . Springer , Cham , 2020 . Steiner, Lukas, Matthias Jung, Felipe S. Prado, Kirill Bykov, and Norbert Wehn. \"DRAMSys4.0: A Fast and Cycle-Accurate SystemC\/TLM-Based DRAM Simulator.\" In International Conference on Embedded Computer Systems, pp. 110-126. Springer, Cham, 2020."},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"MBMV 2021; 24th Workshop","author":"Jung Matthias","year":"2021","unstructured":"Steiner, Lukas, Matthias Jung , and Norbert Wehn . \" Exploration of DDR5 with the Open-Source Simulator DRAM Sys .\" In MBMV 2021; 24th Workshop , pp. 1 - 11 . VDE, 2021 . Steiner, Lukas, Matthias Jung, and Norbert Wehn. \"Exploration of DDR5 with the Open-Source Simulator DRAMSys.\" In MBMV 2021; 24th Workshop, pp. 1-11. VDE, 2021."}],"event":{"name":"MEMSYS 2021: The International Symposium on Memory Systems","acronym":"MEMSYS 2021","location":"Washington DC DC USA"},"container-title":["The International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3488423.3519321","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3488423.3519321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:24Z","timestamp":1750188624000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3488423.3519321"}},"subtitle":["Position Paper"],"short-title":[],"issued":{"date-parts":[[2021,9,27]]},"references-count":18,"alternative-id":["10.1145\/3488423.3519321","10.1145\/3488423"],"URL":"https:\/\/doi.org\/10.1145\/3488423.3519321","relation":{},"subject":[],"published":{"date-parts":[[2021,9,27]]},"assertion":[{"value":"2022-05-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}