{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:21:09Z","timestamp":1750220469114,"version":"3.41.0"},"reference-count":64,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2021,11,16]],"date-time":"2021-11-16T00:00:00Z","timestamp":1637020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2022,1,31]]},"abstract":"<jats:p>Monolithic 3D technology is emerging as a promising solution that can bring massive opportunities, but the gains can be hindered due to the reliability issues exaggerated by high temperature. Conventional reliability solutions focus on one specific feature and assume that the other required features would be provided by different solutions. Hence, this assumption has resulted in solutions that are proposed in isolation of each other and fail to consider the overall compatibility and the implied overheads of multiple isolated solutions for one system.<\/jats:p>\n          <jats:p>\n            This article proposes a holistic reliability management engine, R2D3, for post-Moore\u2019s M3D parallel systems that have low yield and high failure rate. The proposed engine, comprising a controller, reconfigurable crossbars, and detection circuitry, provides concurrent single-replay detection and diagnosis, fault-mitigating repair, and aging-aware lifetime management at runtime. This holistic view enables us to create a solution that is highly effective while achieving a low overhead. Our solution achieves 96% coverage of defect; reduces\n            <jats:italic>\n              V\n              <jats:sub>th<\/jats:sub>\n            <\/jats:italic>\n            degradation by 53%, leading to a 78% performance improvement on average over 8 years for an eight-core system; and ultimately yields a 2.16\u00d7 longer mean-time-to-failure (MTTF) while incurring an overhead of 7.4% in area, 6.5% in power, and an 8.2% decrease in frequency.\n          <\/jats:p>","DOI":"10.1145\/3488900","type":"journal-article","created":{"date-parts":[[2021,11,16]],"date-time":"2021-11-16T21:56:59Z","timestamp":1637099819000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Holistic Solution for Reliability of 3D Parallel Systems"],"prefix":"10.1145","volume":"18","author":[{"given":"Javad","family":"Bagherzadeh","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Aporva","family":"Amarnath","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Jielun","family":"Tan","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Subhankar","family":"Pal","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Ronald G.","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]}],"member":"320","published-online":{"date-parts":[[2021,11,16]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"SAMUEL K. MOORE\/IEEE Spectrum. First 3D Nanotube and RRAM ICs Come Out of Foundry. https:\/\/spectrum.ieee.org\/nanoclast\/semiconductors\/devices\/first-3d-nanotube-and-rram-ics-come-out-of-foundry.  SAMUEL K. MOORE\/IEEE Spectrum. First 3D Nanotube and RRAM ICs Come Out of Foundry. https:\/\/spectrum.ieee.org\/nanoclast\/semiconductors\/devices\/first-3d-nanotube-and-rram-ics-come-out-of-foundry."},{"key":"e_1_2_1_2_1","volume-title":"2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC\u201920)","author":"Ajayi Tutu","year":"2020","unstructured":"Tutu Ajayi , Sumanth Kamineni , Yaswanth K. Cherivirala , Morteza Fayazi , Kyumin Kwon , Mehdi Saligane , Shourya Gupta , Chien-Hen Chen , Dennis Sylvester , David Blaauw , Ronald Dreslinski , Benton Calhoun , and David D. Wentzloff . 2020. An open-source framework for autonomous SoC design with analog block generation . In 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC\u201920) . 141\u2013146. DOI:https:\/\/doi.org\/10.1109\/VLSI-SOC46417. 2020 .9344104 10.1109\/VLSI-SOC46417.2020.9344104 Tutu Ajayi, Sumanth Kamineni, Yaswanth K. Cherivirala, Morteza Fayazi, Kyumin Kwon, Mehdi Saligane, Shourya Gupta, Chien-Hen Chen, Dennis Sylvester, David Blaauw, Ronald Dreslinski, Benton Calhoun, and David D. Wentzloff. 2020. An open-source framework for autonomous SoC design with analog block generation. In 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC\u201920). 141\u2013146. DOI:https:\/\/doi.org\/10.1109\/VLSI-SOC46417.2020.9344104"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824874"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_2_1_6_1","volume-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920)","author":"Bagherzadeh Javad","year":"1807","unstructured":"Javad Bagherzadeh , Aporva Amarnath , Jielun Tan , Subhankar Pal , and Ronald G. Dreslinski . 2020. R2D3: A reliability engine for 3D parallel systems . In 2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920) . 1\u20136. DOI:https:\/\/doi.org\/10.1109\/DAC 1807 2.2020.9218497 10.1109\/DAC18072.2020.9218497 Javad Bagherzadeh, Aporva Amarnath, Jielun Tan, Subhankar Pal, and Ronald G. Dreslinski. 2020. R2D3: A reliability engine for 3D parallel systems. In 2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920). 1\u20136. DOI:https:\/\/doi.org\/10.1109\/DAC18072.2020.9218497"},{"key":"e_1_2_1_7_1","volume-title":"DATE","author":"Bagherzadeh J.","year":"2017","unstructured":"J. Bagherzadeh and V. Bertacco . 2017. 3DFAR: A three-dimensional fabric for reliable multi-core processors . In DATE 2017 . J. Bagherzadeh and V. Bertacco. 2017. 3DFAR: A three-dimensional fabric for reliable multi-core processors. In DATE 2017."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_9_1","volume-title":"The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor. EECS Department","author":"Celio Christopher","year":"2015","unstructured":"Christopher Celio , David A. Patterson , and Krste Asanovic . 2015. The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor. EECS Department , University of California , Berkeley, Tech . Rep. UCB\/EECS- 2015 -167. Christopher Celio, David A. Patterson, and Krste Asanovic. 2015. The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2015-167."},{"key":"e_1_2_1_10_1","unstructured":"T. B. Chan J. Sartori P. Gupta and R. Kumar. 2011. On the efficacy of NBTI mitigation techniques. In 2011 DATE.  T. B. Chan J. Sartori P. Gupta and R. Kumar. 2011. On the efficacy of NBTI mitigation techniques. In 2011 DATE."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.52"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1971.8447"},{"volume-title":"2013 Symposium on VLSI Technology. C22\u2013C23","author":"Dutoit D.","key":"e_1_2_1_13_1","unstructured":"D. Dutoit , C. Bernard , S. Ch\u00e9ramy , F. Clermidy , Y. Thonnart , P. Vivet , C. Freund , V. Gu\u00e9rin , S. Guilhot , S. Lecomte , G. Qualizza , J. Pruvost , Y. Dodo , N. Hotelier , and J. Michailos . 2013. A 0.9 pJ\/bit, 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC . In 2013 Symposium on VLSI Technology. C22\u2013C23 . D. Dutoit, C. Bernard, S. Ch\u00e9ramy, F. Clermidy, Y. Thonnart, P. Vivet, C. Freund, V. Gu\u00e9rin, S. Guilhot, S. Lecomte, G. Qualizza, J. Pruvost, Y. Dodo, N. Hotelier, and J. Michailos. 2013. A 0.9 pJ\/bit, 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC. In 2013 Symposium on VLSI Technology. C22\u2013C23."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3065332"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948892"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2543659"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413132"},{"key":"e_1_2_1_18_1","volume-title":"Mahlke","author":"Gupta Shantanu","year":"2008","unstructured":"Shantanu Gupta , Shuguang Feng , Amin Ansari , Jason A. Blome , and Scott A . Mahlke . 2008 . StageNetSlice: A reconfigurable microarchitecture building block for resilient CMP systems.1\u201310. DOI:https:\/\/doi.org\/10.1145\/1450095.1450099 10.1145\/1450095.1450099 Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason A. Blome, and Scott A. Mahlke. 2008. StageNetSlice: A reconfigurable microarchitecture building block for resilient CMP systems.1\u201310. DOI:https:\/\/doi.org\/10.1145\/1450095.1450099"},{"volume-title":"2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture. 325\u2013336","author":"Gupta S.","key":"e_1_2_1_19_1","unstructured":"S. Gupta , S. Feng , A. Ansari , and S. Mahlke . 2010. Erasing core boundaries for robust and configurable performance . In 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture. 325\u2013336 . S. Gupta, S. Feng, A. Ansari, and S. Mahlke. 2010. Erasing core boundaries for robust and configurable performance. In 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture. 325\u2013336."},{"volume-title":"Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems. Association for Computing Machinery, 1\u201310","author":"Gupta S.","key":"e_1_2_1_20_1","unstructured":"S. Gupta , S. Feng , A. Ansari , Jason Blome , and S. Mahlke . 2008. StageNet: A reconfigurable fabric for constructing dependable CMPs . In Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems. Association for Computing Machinery, 1\u201310 . S. Gupta, S. Feng, A. Ansari, Jason Blome, and S. Mahlke. 2008. StageNet: A reconfigurable fabric for constructing dependable CMPs. In Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems. Association for Computing Machinery, 1\u201310."},{"key":"#cr-split#-e_1_2_1_21_1.1","doi-asserted-by":"crossref","unstructured":"O. Hammami A. M'zah and K. Hamwi. 2012. Design of 3D-IC for butterfly NOC based 64 PE-multicore: Analysis and design space exploration. In 2011 IEEE International 3D Systems Integration Conference (3DIC'12). 1-4. DOI:https:\/\/doi.org\/10.1109\/3DIC.2012.6263029 10.1109\/3DIC.2012.6263029","DOI":"10.1109\/3DIC.2012.6263029"},{"key":"#cr-split#-e_1_2_1_21_1.2","doi-asserted-by":"crossref","unstructured":"O. Hammami A. M'zah and K. Hamwi. 2012. Design of 3D-IC for butterfly NOC based 64 PE-multicore: Analysis and design space exploration. In 2011 IEEE International 3D Systems Integration Conference (3DIC'12). 1-4. DOI:https:\/\/doi.org\/10.1109\/3DIC.2012.6263029","DOI":"10.1109\/3DIC.2012.6263029"},{"volume-title":"2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909)","author":"Hari S. K. S.","key":"e_1_2_1_22_1","unstructured":"S. K. S. Hari , M. L. Li , P. Ramachandran , B. Choi , and S. V. Adve . 2009. mSWAT: Low-cost hardware fault detection and diagnosis for multicore systems . In 2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909) . 122\u2013132. S. K. S. Hari, M. L. Li, P. Ramachandran, B. Choi, and S. V. Adve. 2009. mSWAT: Low-cost hardware fault detection and diagnosis for multicore systems. In 2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909). 122\u2013132."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2785988"},{"key":"e_1_2_1_24_1","volume-title":"Variability and reliability of single-walled carbon nanotube field effect transistors. Electronics 2 (Dec","author":"Islam Ahmad","year":"2013","unstructured":"Ahmad Islam . 2013. Variability and reliability of single-walled carbon nanotube field effect transistors. Electronics 2 (Dec . 2013 ), 332\u2013367. DOI:https:\/\/doi.org\/10.3390\/electronics2040332 10.3390\/electronics2040332 Ahmad Islam. 2013. Variability and reliability of single-walled carbon nanotube field effect transistors. Electronics 2 (Dec. 2013), 332\u2013367. DOI:https:\/\/doi.org\/10.3390\/electronics2040332"},{"key":"e_1_2_1_25_1","unstructured":"ITRS. [n.d.]. 2015 International Technology Roadmap for Semiconductors. http:\/\/www.itrs2.net\/itrs-reports.html.  ITRS. [n.d.]. 2015 International Technology Roadmap for Semiconductors. http:\/\/www.itrs2.net\/itrs-reports.html."},{"volume-title":"Proc. DAC.","author":"Jiang L.","key":"e_1_2_1_26_1","unstructured":"L. Jiang , F. Ye , Q. Xu , K. Chakrabarty , and B. Eklow . 2013. On effective and efficient in-field TSV repair for stacked 3D ICs . In Proc. DAC. L. Jiang, F. Ye, Q. Xu, K. Chakrabarty, and B. Eklow. 2013. On effective and efficient in-field TSV repair for stacked 3D ICs. In Proc. DAC."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2015.30"},{"key":"e_1_2_1_28_1","doi-asserted-by":"crossref","unstructured":"U. R. Karpuzcu B. Greskamp and J. Torrellas. 2009. The BubbleWrap many-core: Popping cores for sequential acceleration. In 2009 42nd MICRO.  U. R. Karpuzcu B. Greskamp and J. Torrellas. 2009. The BubbleWrap many-core: Popping cores for sequential acceleration. In 2009 42nd MICRO.","DOI":"10.1145\/1669112.1669169"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2014.7021443"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135435"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453143"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2018.8598454"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.915629"},{"key":"e_1_2_1_34_1","volume-title":"2018 IEEE International Reliability Physics Symposium (IRPS\u201918)","author":"Li Y.","year":"2018","unstructured":"Y. Li , M. Stucchi , S. Van Huylenbroeck , G. Van Der Plas, G. Beyer, E. Beyne, and K. Croes. 2018. TSV process-induced MOS reliability degradation . In 2018 IEEE International Reliability Physics Symposium (IRPS\u201918) . 5B.5\u20131\u20135B.5\u20135. DOI:https:\/\/doi.org\/10.1109\/IRPS. 2018 .8353610 10.1109\/IRPS.2018.8353610 Y. Li, M. Stucchi, S. Van Huylenbroeck, G. Van Der Plas, G. Beyer, E. Beyne, and K. Croes. 2018. TSV process-induced MOS reliability degradation. In 2018 IEEE International Reliability Physics Symposium (IRPS\u201918). 5B.5\u20131\u20135B.5\u20135. DOI:https:\/\/doi.org\/10.1109\/IRPS.2018.8353610"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2012.6469435"},{"volume-title":"Proc. MICRO.","author":"Meixner A.","key":"e_1_2_1_36_1","unstructured":"A. Meixner , M. E. Bauer , and D. Sorin . 2007. Argus: Low-cost, comprehensive error detection in simple cores . In Proc. MICRO. A. Meixner, M. E. Bauer, and D. Sorin. 2007. Argus: Low-cost, comprehensive error detection in simple cores. In Proc. MICRO."},{"key":"e_1_2_1_37_1","volume-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA\u201911)","author":"Nomura S.","year":"2000","unstructured":"S. Nomura , M. D. Sinclair , C. Ho , V. Govindaraju , M. de Kruijf , and K. Sankaralingam . 2011. Sampling + DMR: Practical and low-overhead permanent fault detection . In 2011 38th Annual International Symposium on Computer Architecture (ISCA\u201911) . 201\u2013212. DOI:https:\/\/doi.org\/10.1145\/ 2000 064.2000089 10.1145\/2000064.2000089 S. Nomura, M. D. Sinclair, C. Ho, V. Govindaraju, M. de Kruijf, and K. Sankaralingam. 2011. Sampling + DMR: Practical and low-overhead permanent fault detection. In 2011 38th Annual International Symposium on Computer Architecture (ISCA\u201911). 201\u2013212. DOI:https:\/\/doi.org\/10.1145\/2000064.2000089"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233012"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"volume-title":"Proc. S3S.","author":"Panth S.","key":"e_1_2_1_40_1","unstructured":"S. Panth , S. Samal , Y. Yu , and S. Lim . 2014. Design challenges and solutions for ultra-high-density monolithic 3D ICs . In Proc. S3S. S. Panth, S. Samal, Y. Yu, and S. Lim. 2014. Design challenges and solutions for ultra-high-density monolithic 3D ICs. In Proc. S3S."},{"volume-title":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS\u201913)","author":"Pellegrini A.","key":"e_1_2_1_41_1","unstructured":"A. Pellegrini and V. Bertacco . 2013. Cobra: A comprehensive bundle-based reliable architecture . In 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS\u201913) . 247\u2013254. A. Pellegrini and V. Bertacco. 2013. Cobra: A comprehensive bundle-based reliable architecture. In 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS\u201913). 247\u2013254."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237030"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353609"},{"key":"e_1_2_1_44_1","first-page":"2","article-title":"ARTEMIS: An aging-aware runtime application mapping framework for 3D NoC-based chip multiprocessors","volume":"3","author":"Raparti V. Y.","year":"2017","unstructured":"V. Y. Raparti , N. Kapadia , and S. Pasricha . 2017 . ARTEMIS: An aging-aware runtime application mapping framework for 3D NoC-based chip multiprocessors . IEEE Trans. Multi-Scale Comput. Syst. 3 , 2 (April 2017), 72\u201385. V. Y. Raparti, N. Kapadia, and S. Pasricha. 2017. ARTEMIS: An aging-aware runtime application mapping framework for 3D NoC-based chip multiprocessors. IEEE Trans. Multi-Scale Comput. Syst. 3, 2 (April 2017), 72\u201385.","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"volume-title":"2008 International Conference on Parallel Architectures and Compilation Techniques (PACT\u201908)","author":"Romanescu B. F.","key":"e_1_2_1_45_1","unstructured":"B. F. Romanescu and D. J. Sorin . 2008. Core cannibalization architecture: Improving lifetime chip performance for multicore processors in the presence of hard faults . In 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT\u201908) . 43\u201351. B. F. Romanescu and D. J. Sorin. 2008. Core cannibalization architecture: Improving lifetime chip performance for multicore processors in the presence of hard faults. In 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT\u201908). 43\u201351."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168868"},{"key":"e_1_2_1_47_1","volume-title":"Proc. of Workshop on SELSE.","author":"Smolens Jared C.","year":"2007","unstructured":"Jared C. Smolens , Brian T. Gold , James C. Hoe , Babak Falsafi , and Ken Mai . 2007 . Detecting emerging wearout faults . In Proc. of Workshop on SELSE. Jared C. Smolens, Brian T. Gold, James C. Hoe, Babak Falsafi, and Ken Mai. 2007. Detecting emerging wearout faults. In Proc. of Workshop on SELSE."},{"key":"e_1_2_1_48_1","first-page":"2010","article-title":"Failure mechanisms and models for semiconductor devices. Paper No","volume":"122","author":"Specification JEDEC","year":"2010","unstructured":"JEDEC Specification . 2010 . Failure mechanisms and models for semiconductor devices. Paper No . JEP 122 (2010), 2010 . JEDEC Specification. 2010. Failure mechanisms and models for semiconductor devices. Paper No. JEP 122 (2010), 2010.","journal-title":"JEP"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"e_1_2_1_50_1","volume-title":"Rivers","author":"Srinivasan Jayanth","year":"2005","unstructured":"Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , and Jude A . Rivers . 2005 . Exploiting structural duplication for lifetime reliability enhancement. In ACM SIGARCH Computer Architecture News, Vol. 33 . IEEE Computer Society , 520\u2013531. Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers. 2005. Exploiting structural duplication for lifetime reliability enhancement. In ACM SIGARCH Computer Architecture News, Vol. 33. IEEE Computer Society, 520\u2013531."},{"volume-title":"Reliability of Nanoscale Circuits and Systems","author":"Stanisavljevi\u0107 Milo\u0161","key":"e_1_2_1_51_1","unstructured":"Milo\u0161 Stanisavljevi\u0107 , Alexandre Schmid , and Yusuf Leblebici . 2011. Reliability , faults, and fault tolerance . In Reliability of Nanoscale Circuits and Systems . Springer , 7\u201318. Milo\u0161 Stanisavljevi\u0107, Alexandre Schmid, and Yusuf Leblebici. 2011. Reliability, faults, and fault tolerance. In Reliability of Nanoscale Circuits and Systems. Springer, 7\u201318."},{"volume-title":"2011 11th IEEE International Conference on Nanotechnology. 715\u2013719","author":"Strus M. C.","key":"e_1_2_1_52_1","unstructured":"M. C. Strus , R. R. Keller , and N. Barbosa . 2011. Electrical reliability and breakdown mechanisms in single-walled carbon nanotubes . In 2011 11th IEEE International Conference on Nanotechnology. 715\u2013719 . M. C. Strus, R. R. Keller, and N. Barbosa. 2011. Electrical reliability and breakdown mechanisms in single-walled carbon nanotubes. In 2011 11th IEEE International Conference on Nanotechnology. 715\u2013719."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2539124"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.23919\/IWJT.2017.7966513"},{"volume-title":"2008 41st IEEE\/ACM Symposium on Microarchitecture.","author":"Tiwari A.","key":"e_1_2_1_55_1","unstructured":"A. Tiwari and J. Torrellas . 2008. Facelift: Hiding and slowing down aging in multicores . In 2008 41st IEEE\/ACM Symposium on Microarchitecture. A. Tiwari and J. Torrellas. 2008. Facelift: Hiding and slowing down aging in multicores. In 2008 41st IEEE\/ACM Symposium on Microarchitecture."},{"key":"#cr-split#-e_1_2_1_56_1.1","doi-asserted-by":"crossref","unstructured":"A. Tsiara X. Garros C. V. Lu C. Fenouillet-B\u00e9ranger P. Batude R. Gassilloud F. Martin O. Faynot G. Ghibaudo and G. Reimbold. 2017. Reliability analysis on low temperature gate stack process steps for 3D sequential integration. In 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S'17). 1-3. DOI:https:\/\/doi.org\/10.1109\/S3S.2017.8309219 10.1109\/S3S.2017.8309219","DOI":"10.1109\/S3S.2017.8309219"},{"key":"#cr-split#-e_1_2_1_56_1.2","doi-asserted-by":"crossref","unstructured":"A. Tsiara X. Garros C. V. Lu C. Fenouillet-B\u00e9ranger P. Batude R. Gassilloud F. Martin O. Faynot G. Ghibaudo and G. Reimbold. 2017. Reliability analysis on low temperature gate stack process steps for 3D sequential integration. In 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S'17). 1-3. DOI:https:\/\/doi.org\/10.1109\/S3S.2017.8309219","DOI":"10.1109\/S3S.2017.8309219"},{"volume-title":"Modeling and minimization of PMOS NBTI effect for robust nanometer design. In 2006 43rd DAC","author":"Vattikonda R.","key":"e_1_2_1_57_1","unstructured":"R. Vattikonda , Wenping Wang , and Yu Cao . 2006. Modeling and minimization of PMOS NBTI effect for robust nanometer design. In 2006 43rd DAC . R. Vattikonda, Wenping Wang, and Yu Cao. 2006. Modeling and minimization of PMOS NBTI effect for robust nanometer design. In 2006 43rd DAC."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2611497"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372585"},{"volume-title":"Asian Test Symposium. 7\u201312","author":"Yang C.","key":"e_1_2_1_60_1","unstructured":"C. Yang , C. Chou , and J. Li . 2013. A TSV repair scheme using enhanced test access architecture for 3D ICs . In Asian Test Symposium. 7\u201312 . C. Yang, C. Chou, and J. Li. 2013. A TSV repair scheme using enhanced test access architecture for 3D ICs. In Asian Test Symposium. 7\u201312."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2700247"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771811"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3488900","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3488900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:48:28Z","timestamp":1750193308000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3488900"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,16]]},"references-count":64,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1,31]]}},"alternative-id":["10.1145\/3488900"],"URL":"https:\/\/doi.org\/10.1145\/3488900","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2021,11,16]]},"assertion":[{"value":"2020-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-11-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}