{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T05:18:36Z","timestamp":1778649516940,"version":"3.51.4"},"reference-count":56,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2022,1,14]],"date-time":"2022-01-14T00:00:00Z","timestamp":1642118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["CNS-1948457"],"award-info":[{"award-number":["CNS-1948457"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["U20A6003"],"award-info":[{"award-number":["U20A6003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2022,1,31]]},"abstract":"<jats:p>With the technology trend of hardware and workload consolidation for embedded systems and the rapid development of edge computing, there has been increasing interest in supporting parallel real-time tasks to better utilize the multi-core platforms while meeting the stringent real-time constraints. For parallel real-time tasks, the federated scheduling paradigm, which assigns each parallel task a set of dedicated cores, achieves good theoretical bounds by ensuring exclusive use of processing resources to reduce interferences. However, because cores share the last-level cache and memory bandwidth resources, in practice tasks may still interfere with each other despite executing on dedicated cores. Such resource interferences due to concurrent accesses can be even more severe for embedded platforms or edge servers, where the computing power and cache\/memory space are limited. To tackle this issue, in this work, we present a holistic resource allocation framework for parallel real-time tasks under federated scheduling. Under our proposed framework, in addition to dedicated cores, each parallel task is also assigned with dedicated cache and memory bandwidth resources. Further, we propose a holistic resource allocation algorithm that well balances the allocation between different resources to achieve good schedulability. Additionally, we provide a full implementation of our framework by extending the federated scheduling system with Intel\u2019s Cache Allocation Technology and MemGuard. Finally, we demonstrate the practicality of our proposed framework via extensive numerical evaluations and empirical experiments using real benchmark programs.<\/jats:p>","DOI":"10.1145\/3489467","type":"journal-article","created":{"date-parts":[[2022,1,15]],"date-time":"2022-01-15T05:51:26Z","timestamp":1642225886000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Holistic Resource Allocation Under Federated Scheduling for Parallel Real-time Tasks"],"prefix":"10.1145","volume":"21","author":[{"given":"Lanshun","family":"Nie","sequence":"first","affiliation":[{"name":"Harbin Institute of Technology, CHN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenghao","family":"Fan","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology, Harbin, Heilongjiang, CHN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuang","family":"Lin","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology, Harbin, Heilongjiang, CHN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Zhang","sequence":"additional","affiliation":[{"name":"Amazon Web Services, Seattle, WA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yajuan","family":"Li","sequence":"additional","affiliation":[{"name":"New Jersey Institute of Technology, Newark, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6865-7290","authenticated-orcid":false,"given":"Jing","family":"Li","sequence":"additional","affiliation":[{"name":"New Jersey Institute of Technology, Newark, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,1,14]]},"reference":[{"key":"e_1_3_1_2_2","volume-title":"Euromicro Conference on Real-Time Systems (ECRTS)","author":"Agrawal Ankit","year":"2017","unstructured":"Ankit Agrawal, Gerhard Fohler, Johannes Freitag, Jan Nowotsch, Sascha Uhrig, and Michael Paulitsch. 2017. Contention-aware dynamic memory bandwidth isolation with predictability in COTS multicores: An avionics case study. In Euromicro Conference on Real-Time Systems (ECRTS). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_1_3_2","first-page":"1","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Alhammad Ahmed","year":"2016","unstructured":"Ahmed Alhammad and Rodolfo Pellizzoni. 2016. Trading cores for memory bandwidth in real-time systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 1\u201311."},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-35476-2_2"},{"key":"e_1_3_1_6_2","unstructured":"ARM. 2018. Memory System Resource Partitioning and Monitoring (MPAM). (2018). https:\/\/developer.arm.com\/documentation\/ddi0598\/latest\/."},{"key":"e_1_3_1_7_2","volume-title":"Euromicro Conference on Real-Time Systems (ECRTS)","author":"Awan Muhammad Ali","year":"2017","unstructured":"Muhammad Ali Awan, Konstantinos Bletsas, Pedro F. Souto, Benny Akesson, and Eduardo Tovar. 2017. Mixed-criticality scheduling with dynamic redistribution of shared cache. In Euromicro Conference on Real-Time Systems (ECRTS). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.33"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.5555\/2830865.2830866"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.5555\/2125903"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.32"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032502"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.14"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.5555\/3026959.3026987"},{"key":"e_1_3_1_15_2","volume-title":"Technical Report","author":"Gamrath Gerald","year":"2020","unstructured":"Gerald Gamrath, Daniel Anderson, Ksenia Bestuzheva, Wei-Kun Chen, Leon Eifler, Maxime Gasse, Patrick Gemander, Ambros Gleixner, Leona Gottwald, Katrin Halbig, et\u00a0al. 2020. The SCIP Optimization Suite 7.0. In Technical Report."},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629369"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/3158208"},{"key":"e_1_3_1_19_2","first-page":"307","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Hassan Mohamed","year":"2015","unstructured":"Mohamed Hassan, Hiren Patel, and Rodolfo Pellizzoni. 2015. A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 307\u2013316."},{"key":"e_1_3_1_20_2","unstructured":"Intel. 2013. Intel CilkPlus v1.2. (Sep 2013). https:\/\/www.cilkplus.org\/sites\/default\/files\/open_specifications\/Intel_Cilk_plus_lang_spec_1.2.htm."},{"key":"e_1_3_1_21_2","unstructured":"Intel. 2019. User space software for Intel(R) Resource Director Technology. (2019). https:\/\/github.com\/intel\/intel-cmt-cat."},{"key":"e_1_3_1_22_2","first-page":"80","volume-title":"Real-Time Systems Symposium (RTSS)","author":"Jiang Xu","year":"2017","unstructured":"Xu Jiang, Nan Guan, Xiang Long, and Wang Yi. 2017. Semi-federated scheduling of parallel real-time tasks on multiprocessors. In Real-Time Systems Symposium (RTSS). IEEE, 80\u201391."},{"key":"e_1_3_1_23_2","first-page":"237","volume-title":"Real-Time Systems Symposium (RTSS)","author":"Jiang Xu","year":"2016","unstructured":"Xu Jiang, Xiang Long, Nan Guan, and Han Wan. 2016. On the decomposition-based global EDF scheduling of parallel real-time tasks. In Real-Time Systems Symposium (RTSS). IEEE, 237\u2013246."},{"key":"e_1_3_1_24_2","first-page":"145","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Kim Hyoseung","year":"2014","unstructured":"Hyoseung Kim, Dionisio De Niz, Bj\u00f6rn Andersson, Mark Klein, Onur Mutlu, and Ragunathan Rajkumar. 2014. Bounding memory interference delay in COTS-based multi-core systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 145\u2013154."},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/2968478.2968480"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/2502524.2502530"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2010.42"},{"key":"e_1_3_1_28_2","first-page":"3","volume-title":"25th Euromicro Conference on Real-Time Systems (ECRTS)","author":"Li Jing","year":"2013","unstructured":"Jing Li, Kunal Agrawal, Chenyang Lu, and Christopher Gill. 2013. Analysis of global EDF for parallel tasks. In 25th Euromicro Conference on Real-Time Systems (ECRTS). 3\u201313."},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.23"},{"key":"e_1_3_1_30_2","first-page":"203","volume-title":"IEEE Real-Time Systems Symposium (RTSS)","author":"Li Jing","year":"2016","unstructured":"Jing Li, Son Dinh, Kevin Kieselbach, Kunal Agrawal, Christopher Gill, and Chenyang Lu. 2016. Randomized work stealing for large scale soft real-time systems. In IEEE Real-Time Systems Symposium (RTSS). 203\u2013214."},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9235-y"},{"issue":"19","key":"e_1_3_1_32_2","article-title":"Memory bandwidth and machine balance in current high performance computers","volume":"2","author":"McCalpin John D.","year":"1995","unstructured":"John D. McCalpin et\u00a0al. 1995. Memory bandwidth and machine balance in current high performance computers. Computer Society Technical Committee on Computer Architecture (TCCA) newsletter 2, 19\u201325 (1995).","journal-title":"Computer Society Technical Committee on Computer Architecture (TCCA) newsletter"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2584064"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.37"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09333-z"},{"key":"e_1_3_1_36_2","unstructured":"OpenMP. 2013. OpenMP Application Program Interface v4.0. (July 2013). http:\/\/http:\/\/www.openmp.org\/mp-documents\/OpenMP4.0.0.pdf."},{"key":"e_1_3_1_37_2","unstructured":"PBBS. 2014. Problem Based Benchmark Suite. (2014). http:\/\/www.cs.cmu.edu\/pbbs."},{"key":"e_1_3_1_38_2","first-page":"1","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Pellizzoni Rodolfo","year":"2016","unstructured":"Rodolfo Pellizzoni and Heechul Yun. 2016. Memory servers for multicore systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 1\u201312."},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9166-9"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/2638557"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.9"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2016.2579198"},{"key":"e_1_3_1_43_2","first-page":"345","volume-title":"Real-Time Systems Symposium (RTSS)","author":"Sohal Parul","year":"2020","unstructured":"Parul Sohal, Rohan Tabish, Ulrich Drepper, and Renato Mancuso. 2020. E-WarP: A system-wide framework for memory bandwidth profiling and management. In Real-Time Systems Symposium (RTSS). IEEE, 345\u2013357."},{"key":"e_1_3_1_44_2","first-page":"281","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Tessler Corey","year":"2020","unstructured":"Corey Tessler, Venkata P. Modekurthy, Nathan Fisher, and Abusayeed Saifullah. 2020. Bringing inter-thread cache benefits to federated scheduling. In Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 281\u2013295."},{"key":"e_1_3_1_45_2","first-page":"482","volume-title":"IEEE Real-Time Systems Symposium (RTSS)","author":"Ueter Niklas","year":"2018","unstructured":"Niklas Ueter, Georg von der Bruggen, Jian-Jia Chen, Jing Li, and Kunal Agrawal. 2018. Reservation-based federated scheduling for parallel real-time tasks. In IEEE Real-Time Systems Symposium (RTSS). 482\u2013494."},{"key":"e_1_3_1_46_2","first-page":"1","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Valsan Prathap Kumar","year":"2016","unstructured":"Prathap Kumar Valsan, Heechul Yun, and Farzad Farshchi. 2016. Taming non-blocking caches to improve isolation in multicore real-time systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 1\u201312."},{"key":"e_1_3_1_47_2","first-page":"25","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS), IEEE 20th","author":"Wang Qi","year":"2014","unstructured":"Qi Wang and Gabriel Parmer. 2014. FJOS: Practical, predictable, and efficient system support for fork\/join parallelism. In Real-Time and Embedded Technology and Applications Symposium (RTAS), IEEE 20th. 25\u201336."},{"key":"e_1_3_1_48_2","first-page":"199","volume-title":"Real-Time Systems Symposium (RTSS)","author":"Xiao Jun","year":"2017","unstructured":"Jun Xiao, Sebastian Altmeyer, and Andy Pimentel. 2017. Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches. In Real-Time Systems Symposium (RTSS). IEEE, 199\u2013208."},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317840"},{"key":"e_1_3_1_50_2","first-page":"179","volume-title":"Real-Time Systems Symposium (RTSS)","author":"Ye Ying","year":"2016","unstructured":"Ying Ye, Richard West, Jingyi Zhang, and Zhuoqun Cheng. 2016. Maracas: A real-time multicore vCPU scheduling framework. In Real-Time Systems Symposium (RTSS). IEEE, 179\u2013190."},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2640961"},{"key":"e_1_3_1_52_2","first-page":"155","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Yun Heechul","year":"2014","unstructured":"Heechul Yun, Renato Mancuso, Zheng-Pei Wu, and Rodolfo Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 155\u2013166."},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531079"},{"key":"e_1_3_1_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425889"},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001193"},{"key":"e_1_3_1_57_2","first-page":"65","volume-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Zuepke Alexander","year":"2019","unstructured":"Alexander Zuepke and Robert Kaiser. 2019. Deterministic futexes: Addressing WCET and bounded interference concerns. In Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 65\u201376."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489467","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:39Z","timestamp":1750191519000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489467"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1,14]]},"references-count":56,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022,1,31]]}},"alternative-id":["10.1145\/3489467"],"URL":"https:\/\/doi.org\/10.1145\/3489467","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1,14]]},"assertion":[{"value":"2021-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-01-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}