{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T06:14:45Z","timestamp":1751436885073,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530398","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"109-114","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["CP-SRAM"],"prefix":"10.1145","author":[{"given":"He","family":"Zhang","sequence":"first","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linjun","family":"Jiang","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianxin","family":"Wu","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tingran","family":"Chen","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junzhan","family":"Liu","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/TCSI.2021.3080042"},{"key":"e_1_3_2_1_2_1","first-page":"1097","volume-title":"Adv. Neural Inf. Process. Syst.","author":"Krizhevsky A.","year":"2012","unstructured":"A. Krizhevsky, I. Sutskever, and G. E. Hinton, \"ImageNet classification with deep convolutional neural networks,\" in Proc. Adv. Neural Inf. Process. Syst., pp. 1097--1105, 2012"},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"USA","author":"Yang X.","year":"2020","unstructured":"X. Yang, B. Yan, H. Li, and Y. Chen, \"ReTransformer: ReRAM-based processing-in-memory architecture for transformer acceleration,\" IEEE\/ACM ICCAD, San Diego, USA, pp. 1--9, 2020."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/JSSC.2020.2992886"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/JSSC.2021.3061260"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/TCSI.2021.3064189"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/A-SSCC47793.2019.9056926"},{"key":"e_1_3_2_1_8_1","first-page":"396","volume-title":"Tech. Papers","author":"Si X.","year":"2019","unstructured":"X. Si et al., \"24.5 A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning,\" in IEEE ISSCC Dig. Tech. Papers, pp. 396--398, Feb. 2019."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1038\/s41586-020-1942-4"},{"key":"e_1_3_2_1_10_1","first-page":"244","volume-title":"Tech. Papers","author":"Xue C.","year":"2020","unstructured":"C. Xue et al., \"15.4 A 22 nm 2Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices,\" in IEEE ISSCC Dig. Tech. Papers, pp. 244--246, 2020."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/TED.2018.2866048"},{"issue":"12","key":"e_1_3_2_1_12_1","first-page":"2134","article-title":"and R. F. DeMara, \"Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching","volume":"36","author":"Roohi A.","year":"2017","unstructured":"A. Roohi, R. Zand D. Fan, and R. F. DeMara, \"Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching,\" TCAD, vol. 36, no. 12, pp. 2134--2138, 2017.","journal-title":"TCAD"},{"issue":"4","key":"e_1_3_2_1_13_1","first-page":"577","article-title":"Memory that never forgets: Emerging nonvolatile memory and the implication for architecture design","volume":"5","author":"Sun G.","year":"2017","unstructured":"G. Sun, J. Zhao, M. Poremba, C. Xu, and Y. Xie, \"Memory that never forgets: Emerging nonvolatile memory and the implication for architecture design\", Nature Sci. Rev., vol. 5, no. 4, pp. 577--592, Aug. 2017.","journal-title":"Nature Sci. Rev."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/JSSC.2016.2642198"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/ICCET.2019.8726871"},{"key":"e_1_3_2_1_16_1","first-page":"173","volume-title":"IEEE Symp. VLSI Technol.","author":"Yin S.","year":"2018","unstructured":"S. Yin, Z. Jiang, J. Seo, and M. Seok, \"XNOR-SRAM: In-memory computing SRAM macro for binary\/ternary deep neural networks,\" in Proc. IEEE Symp. VLSI Technol., pp. 173--174, Jun. 2018."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"e_1_3_2_1_18_1","first-page":"8326","volume-title":"An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM,\" in Proc","author":"Kang M.","year":"2014","unstructured":"M. Kang, M.-S. Keel, N. R. Shanbhag, S. Eilert, and K. Curewitz, \"An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM,\" in Proc. IEEE ICASSP, a pp. 8326--8330, May 2014."},{"key":"e_1_3_2_1_19_1","first-page":"496","volume-title":"Tech. Papers","author":"Khwa W.-S.","year":"2018","unstructured":"W.-S. Khwa et al., \"A 65 nm 4 Kb algorithm-dependent computing-inmemory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processor,\" in IEEE ISSCC Dig. Tech. Papers, pp. 496--498, Feb. 2018"},{"key":"e_1_3_2_1_20_1","first-page":"141","article-title":"A Mixed-Signal Binarized Convolutional-Neural-Network Accelerator Integrating Dense Weight Storage and Multiplication for Reduced Data Movement","author":"Valavi H.","year":"2018","unstructured":"H. Valavi, P. J. Ramadge, E. Nestler and N. Verma, \"A Mixed-Signal Binarized Convolutional-Neural-Network Accelerator Integrating Dense Weight Storage and Multiplication for Reduced Data Movement,\" IEEE Symposium on VLSI Circuits, pp. 141--142, 2018.","journal-title":"IEEE Symposium on VLSI Circuits"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"e_1_3_2_1_22_1","first-page":"1","article-title":"A programmable heterogeneous microprocessor based on bit-scalable in-memory computing","author":"Jia H.","year":"2020","unstructured":"H. Jia, H. Valavi, Y. Tang, J. Zhang, and N. Verma, \"A programmable heterogeneous microprocessor based on bit-scalable in-memory computing,\" IEEE JSSC, pp. 1--1, 2020.","journal-title":"IEEE JSSC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/JSSC.2018.2869150"},{"doi-asserted-by":"crossref","unstructured":"V. Sharma J. E. Kim Y. -J. Jo Y. Chen and T. T. -H. Kim \"AND8T SRAM Macro with Improved Linearity for Multi-Bit In-Memory Computing \" in 2021 IEEE ISCAS pp. 1--5 2021.","key":"e_1_3_2_1_24_1","DOI":"10.1109\/ISCAS51556.2021.9401665"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"e_1_3_2_1_26_1","first-page":"242","volume-title":"Tech. Papers","author":"Dong Q.","year":"2020","unstructured":"Q. Dong et al., \"15.3 A 351TOPS\/W and 372.4GOPS compute-inmemory SRAM macro in 7 nm FinFET CMOS for machine-learning applications,\" in IEEE ISSCC Dig. Tech. Papers, pp. 242--244, Feb. 2020."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1109\/JSSC.2019.2952773"},{"volume-title":"ICTA","year":"2021","unstructured":"He Zhang et al., \"A 40nm 33.6Tops\/W 8T-SRAM computing-in-memory macro with DAC-less spike-pulse-truncation input and ADC-less charge-reservoir-integrate-counter output,\" in Proc. ICTA, 2021.","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","first-page":"240","article-title":"A 28nm 64kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips","author":"Su J. W.","year":"2020","unstructured":"J. W. Su, et al., \"A 28nm 64kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips,\" in ISSCC, pp. 240--242, 2020.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_30_1","first-page":"238","article-title":"15.2 A 2.75-to-75.9TOPS\/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating","author":"Yue J.","year":"2021","unstructured":"J. Yue et al., \"15.2 A 2.75-to-75.9TOPS\/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating,\" in IEEE ISSCC, pp. 238--240, 2021.","journal-title":"IEEE ISSCC"},{"key":"e_1_3_2_1_31_1","first-page":"234","volume-title":"ISSCC","author":"Yue J.","year":"2020","unstructured":"J. Yue et al., \"A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS\/W System Energy Effificiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Effificient Inter\/Intra-Macro Data Reuse\", in ISSCC, pp. 234--235, 2020."},{"key":"e_1_3_2_1_32_1","first-page":"246","volume-title":"ISSCC","author":"Si X.","year":"2020","unstructured":"X. Si et al., \"A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips\", in ISSCC, pp. 246--247, 2020."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.1109\/JSSC.2020.3005754"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"acronym":"DAC '22","name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530398","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530398","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:39Z","timestamp":1750191519000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530398"}},"subtitle":["charge-pulsation SRAM marco for ultra-high energy-efficiency computing-in-memory"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":33,"alternative-id":["10.1145\/3489517.3530398","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530398","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}