{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T18:10:38Z","timestamp":1787508638828,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530411","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T19:19:29Z","timestamp":1661282369000},"page":"67-72","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["EMS"],"prefix":"10.1145","author":[{"given":"Liancheng","family":"Jia","sequence":"first","affiliation":[{"name":"Peking University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuyue","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingwen","family":"Leng","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"DAC","author":"Jonathan","year":"2012","unstructured":"Jonathan Bachrach et al. Chisel: constructing hardware in a scala embedded language. In DAC, 2012."},{"key":"e_1_3_2_1_2_1","volume-title":"ISCA","author":"Yu-Hsin","year":"2016","unstructured":"Yu-Hsin Chen et al. Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks. In ISCA, 2016."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"e_1_3_2_1_4_1","author":"Shail Dave","year":"2019","unstructured":"Shail Dave et al. dmazerunner: Executing perfectly nested loops on dataflow accelerators. In ACM Trans. Embedded Comput. Syst., 2019.","journal-title":"Trans. Embedded Comput. Syst."},{"key":"e_1_3_2_1_5_1","volume-title":"ISCA","author":"Zidong","year":"2015","unstructured":"Zidong Du et al. Shidiannao: shifting vision processing closer to the sensor. In ISCA, 2015."},{"key":"e_1_3_2_1_6_1","volume-title":"DAC","author":"Liancheng","year":"2021","unstructured":"Liancheng Jia et al. Tensorlib: A spatial accelerator generation framework for tensor algebra. In DAC, 2021."},{"key":"e_1_3_2_1_7_1","volume-title":"ISCA","author":"Norman","year":"2017","unstructured":"Norman P Jouppi et al. In-datacenter performance analysis of a tensor processing unit. In ISCA, 2017."},{"key":"e_1_3_2_1_8_1","volume-title":"ASPLOS","author":"Hyoukjun","year":"2018","unstructured":"Hyoukjun Kwon et al. MAERI: enabling flexible dataflow mapping over DNN accelerators via reconfigurable interconnects. In ASPLOS, 2018."},{"key":"e_1_3_2_1_9_1","volume-title":"MICRO","author":"Hyoukjun","year":"2019","unstructured":"Hyoukjun Kwon et al. Understanding reuse, performance, and hardware cost of DNN dataflow: A data-centric approach. In MICRO, 2019."},{"key":"e_1_3_2_1_10_1","volume-title":"FPGA","author":"Yi-Hsiang","year":"2019","unstructured":"Yi-Hsiang Lai et al. Heterocl: A multi-paradigm programming infrastructure for software-defined reconfigurable computing. In FPGA, 2019."},{"key":"e_1_3_2_1_11_1","volume-title":"ICCAD","author":"Yi-Hsiang","year":"2020","unstructured":"Yi-Hsiang Lai et al. Susy: A programming model for productive construction of high-performance systolic arrays on fpgas. In ICCAD, 2020."},{"key":"e_1_3_2_1_12_1","volume-title":"ISCA","author":"Liqiang","year":"2021","unstructured":"Liqiang Lu et al. TENET: A framework for modeling tensor dataflow based on relation-centric notation. In ISCA, 2021."},{"key":"e_1_3_2_1_13_1","volume-title":"ISPASS","author":"Angshuman","year":"2019","unstructured":"Angshuman Parashar et al. Timeloop: A systematic approach to DNN accelerator evaluation. In ISPASS, 2019."},{"key":"e_1_3_2_1_14_1","volume-title":"ICCD","author":"Maurice","year":"2013","unstructured":"Maurice Peemen et al. Memory-centric accelerator design for convolutional neural networks. In ICCD, 2013."},{"key":"e_1_3_2_1_15_1","volume-title":"FCCM","author":"Kumar Nitish","year":"2019","unstructured":"Nitish Kumar Srivastava et al. T2s-tensor: Productively generating high-performance spatial hardware for dense tensor computations. In FCCM, 2019."},{"key":"e_1_3_2_1_16_1","volume-title":"FPGA","author":"Jie","year":"2021","unstructured":"Jie Wang et al. Autosa: A polyhedral compiler for high-performance systolic arrays on FPGA. In FPGA, 2021."},{"key":"e_1_3_2_1_17_1","volume-title":"DAC","author":"Xuechao","year":"2017","unstructured":"Xuechao Wei et al. Automated systolic array architecture synthesis for high throughput CNN inference on fpgas. In DAC, 2017."},{"key":"e_1_3_2_1_18_1","first-page":"1055","volume-title":"ISCA","author":"Qingcheng","year":"2021","unstructured":"Qingcheng Xiao et al. HASCO: towards agile hardware and software co-design for tensor computation. In ISCA, pages 1055--1068. IEEE, 2021."},{"key":"e_1_3_2_1_19_1","volume-title":"ASPLOS","author":"Xuan","year":"2020","unstructured":"Xuan Yang et al. Interstellar: Using halide's scheduling language to analyze DNN accelerators. In ASPLOS, 2020."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California","acronym":"DAC '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530411","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:18:39Z","timestamp":1750177119000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530411"}},"subtitle":["efficient memory subsystem synthesis for spatial accelerators"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":19,"alternative-id":["10.1145\/3489517.3530411","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530411","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}