{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T00:40:08Z","timestamp":1776127208405,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530428","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"121-126","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":71,"title":["Chiplet actuary"],"prefix":"10.1145","author":[{"given":"Yinxiao","family":"Feng","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Kaisheng","family":"Ma","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"e_1_3_2_1_2_1","unstructured":"Ian Cutress. 2020. better yield on 5nm than 7nm tsmc update on defect rates for n5. https:\/\/www.anandtech.com\/show\/16028\/better-yield-on-5nm-than-7nm-tsmc-update-on-defect-rates-for-n5"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Saif Khan and Alexander Mann. 2020. AI Chips: What They Are and Why They Matter: An AI Chips Reference. https:\/\/cset.georgetown.edu\/publication\/ai-chips-what-they-are-and-why-they-matter\/","DOI":"10.51593\/20190014"},{"key":"e_1_3_2_1_4_1","volume-title":"Chiplet Heterogeneous Integration Technology---Status and Challenges. Electronics","author":"Li Tao","year":"2020","unstructured":"Tao Li, Jie Hou, Jinli Yan, Rulin Liu, Hui Yang, and Zhigang Sun. 2020. Chiplet Heterogeneous Integration Technology---Status and Challenges. Electronics (2020)."},{"key":"e_1_3_2_1_5_1","volume-title":"IC Cost and Price Model","author":"IC","unstructured":"IC Knowledge LLC. 2020. IC Cost and Price Model; Assembly and Test Cost and Price Model."},{"key":"e_1_3_2_1_6_1","unstructured":"Gabriel H. Loh Samuel Naffziger and Kevin Lepak. 2021. Understanding Chiplets Today to Anticipate Future Integration Opportunities and Limits. In DATE."},{"key":"e_1_3_2_1_7_1","unstructured":"David McCann et al. 2019. Heterogeneous Integration Roadmap. https:\/\/eps.ieee.org\/technology\/heterogeneous-integration-roadmap.html"},{"key":"e_1_3_2_1_8_1","volume-title":"Reprinted from Electronics","author":"Moore Gordon E.","year":"1965","unstructured":"Gordon E. Moore. 2006. Cramming more components onto integrated circuits, Reprinted from Electronics, 1965. IEEE Solid-State Circuits Society Newsletter (2006)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Samuel Naffziger Noah Beck Thomas Burd Kevin Lepak Gabriel H. Loh Mahesh Subramony and Sean White. 2021. Pioneering Chiplet Technology and Design for the AMD EPYC\u2122 and Ryzen\u2122 Processor Families. In ISCA.","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_2_1_10_1","unstructured":"OCP. 2019. ODSA Wiki. https:\/\/www.opencompute.org\/wiki\/Server\/ODSA"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Dylan Stow Itir Akgun Russell Barnes Peng Gu and Yuan Xie. 2016. Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D\/3D integration. In ICCAD.","DOI":"10.1145\/2966986.2980095"},{"key":"e_1_3_2_1_12_1","volume-title":"Loh","author":"Stow Dylan","year":"2017","unstructured":"Dylan Stow, Yuan Xie, Taniya Siddiqua, and Gabriel H. Loh. 2017. Cost-effective design of scalable high-performance systems using active and passive interposers. In ICCAD."},{"key":"e_1_3_2_1_13_1","unstructured":"Synopsys. 2020. The new frontier of die-to-die interface IP."},{"key":"e_1_3_2_1_14_1","volume-title":"Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services","author":"Xia Jing","year":"2021","unstructured":"Jing Xia, Chuanning Cheng, Xiping Zhou, Yuxing Hu, and Peter Chun. 2021. Kunpeng 920: The First 7-nm Chiplet-Based 64-Core ARM SoC for Cloud Services. IEEE Micro (2021)."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California","acronym":"DAC '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530428","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:39Z","timestamp":1750191519000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530428"}},"subtitle":["a quantitative cost model and multi-chiplet architecture exploration"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":14,"alternative-id":["10.1145\/3489517.3530428","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530428","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}