{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:39:51Z","timestamp":1767339591848,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530460","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"415-420","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["HIMap"],"prefix":"10.1145","author":[{"given":"Xing","family":"Li","sequence":"first","affiliation":[{"name":"Huawei Noah's Ark Lab, Hong Kong, China"}]},{"given":"Lei","family":"Chen","sequence":"additional","affiliation":[{"name":"Huawei Noah's Ark Lab, Hong Kong, China"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Hisilicon, Chengdu, China"}]},{"given":"Mingxuan","family":"Yuan","sequence":"additional","affiliation":[{"name":"Huawei Noah's Ark Lab, Hong Kong, China"}]},{"given":"Hongli","family":"Yan","sequence":"additional","affiliation":[{"name":"Hisilicon, Chengdu, China"}]},{"given":"Yupeng","family":"Wan","sequence":"additional","affiliation":[{"name":"Hisilicon, Chengdu, China"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"806","article-title":"Majority-inverter graph: A new paradigm for logic optimization","volume":"35","author":"Amaru Luca","year":"2015","unstructured":"Luca Amaru, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2015. Majority-inverter graph: A new paradigm for logic optimization. IEEE TCAD 35, 5 (2015), 806--819.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_2_1","volume-title":"Proc. IWLS","volume":"6","author":"Robert Brayton Alan Mishchenko","year":"2006","unstructured":"Alan Mishchenko Robert Brayton. 2006. Scalable logic synthesis using a simple circuit structure. In Proc. IWLS, Vol. 6. Citeseer, 15--22."},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. IWLS. 358--364","author":"Brayton RK","year":"2007","unstructured":"RK Brayton, Jie-Hong Roland Jiang, and Stephen Jang. 2007. SAT-based logic optimization and resynthesis. In Proc. IWLS. 358--364."},{"key":"e_1_3_2_1_4_1","volume-title":"ABC: An academic industrial-strength verification tool","author":"Brayton Robert","year":"2010","unstructured":"Robert Brayton and Alan Mishchenko. 2010. ABC: An academic industrial-strength verification tool. In ICCAV. Springer, 24--40."},{"key":"e_1_3_2_1_5_1","first-page":"2894","article-title":"Reducing structural bias in technology mapping","volume":"25","author":"Chatterjee Satrajit","year":"2006","unstructured":"Satrajit Chatterjee, Alan Mishchenko, Robert K Brayton, Xinning Wang, and Timothy Kam. 2006. Reducing structural bias in technology mapping. IEEE TCAD 25, 12 (2006), 2894--2903.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287671"},{"key":"e_1_3_2_1_7_1","volume-title":"Drills: Deep reinforcement learning for logic synthesis. In 2020 25th","author":"Hosny Abdelrahman","year":"2020","unstructured":"Abdelrahman Hosny, Soheil Hashemi, Mohamed Shalan, and Sherief Reda. 2020. Drills: Deep reinforcement learning for logic synthesis. In 2020 25th ASP-DAC. IEEE, 581--586."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021735"},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. IWLS'16","author":"Mishchenko A","year":"2016","unstructured":"A Mishchenko, R Brayton, T Besson, S Govindarajan, H Arts, and P van Besouw. 2016. Versatile SAT-based remapping for standard cells. Proc. IWLS'16 (2016)."},{"volume-title":"Boolean factoring and decomposition of logic networks. In 2008 IEEE\/ACM ICCAD","author":"Mishchenko Alan","key":"e_1_3_2_1_10_1","unstructured":"Alan Mishchenko, Robert Brayton, and Satrajit Chatterjee. 2008. Boolean factoring and decomposition of logic networks. In 2008 IEEE\/ACM ICCAD. IEEE, 38--44."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723144"},{"volume-title":"Delay optimization using SOP balancing. In 2011 IEEE\/ACM ICCAD","author":"Mishchenko Alan","key":"e_1_3_2_1_12_1","unstructured":"Alan Mishchenko, Robert Brayton, Stephen Jang, and Victor Kravets. 2011. Delay optimization using SOP balancing. In 2011 IEEE\/ACM ICCAD. IEEE, 375--382."},{"volume-title":"DAG-aware AIG rewriting: A fresh look at combinational logic synthesis. In 2006 43rd ACM\/IEEE DAC","author":"Mishchenko Alan","key":"e_1_3_2_1_13_1","unstructured":"Alan Mishchenko, Satrajit Chatterjee, and Robert Brayton. 2006. DAG-aware AIG rewriting: A fresh look at combinational logic synthesis. In 2006 43rd ACM\/IEEE DAC. IEEE, 532--535."},{"volume-title":"Combinational and sequential mapping with priority cuts. In 2007 IEEE\/ACM ICCAD","author":"Mishchenko Alan","key":"e_1_3_2_1_15_1","unstructured":"Alan Mishchenko, Sungmin Cho, Satrajit Chatterjee, and Robert Brayton. 2007. Combinational and sequential mapping with priority cuts. In 2007 IEEE\/ACM ICCAD. IEEE, 354--361."},{"key":"e_1_3_2_1_16_1","volume-title":"Scott Temple, Luca Amaru, Xifan Tang, and Pierre-Emmanuel Gaillardon.","author":"Neto Walter Lau","year":"2019","unstructured":"Walter Lau Neto, Max Austin, Scott Temple, Luca Amaru, Xifan Tang, and Pierre-Emmanuel Gaillardon. 2019. LSOracle: A logic synthesis framework driven by artificial intelligence. In 2019 IEEE\/ACM ICCAD. IEEE, 1--6."},{"volume-title":"Unlocking fine-grain parallelism for AIG rewriting. In 2018 IEEE\/ACM ICCAD","author":"Possan Vinicius","key":"e_1_3_2_1_17_1","unstructured":"Vinicius Possan, Yi-Shan Lu, Alan Mishchenko, Keshav Pingali, Renato Ribas, and Andre Reis. 2018. Unlocking fine-grain parallelism for AIG rewriting. In 2018 IEEE\/ACM ICCAD. IEEE, 1--8."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317905"},{"volume-title":"Lazy man's logic synthesis. In 2012 IEEE\/ACM ICCAD","author":"Yang Wenlong","key":"e_1_3_2_1_19_1","unstructured":"Wenlong Yang, Lingli Wang, and Alan Mishchenko. 2012. Lazy man's logic synthesis. In 2012 IEEE\/ACM ICCAD. IEEE, 597--604."},{"volume-title":"FlowTune: practical multi-armed bandits in boolean optimization. In 2020 IEEE\/ACM ICCAD","author":"Cunxi Yu.","key":"e_1_3_2_1_20_1","unstructured":"Cunxi Yu. 2020. FlowTune: practical multi-armed bandits in boolean optimization. In 2020 IEEE\/ACM ICCAD. IEEE, 1--9."},{"key":"e_1_3_2_1_21_1","volume-title":"Proc. of the 55th DAC. 1--6.","author":"Yu Cunxi","year":"2018","unstructured":"Cunxi Yu, Houping Xiao, and Giovanni De Micheli. 2018. Developing synthesis flows without human knowledge. In Proc. of the 55th DAC. 1--6."},{"volume-title":"A synthesis-parameter tuning system for autonomous design-space exploration. In 2016 DATE","author":"Ziegler Matthew M","key":"e_1_3_2_1_22_1","unstructured":"Matthew M Ziegler, Hung-Yi Liu, George Gristede, Bruce Owens, Ricardo Nigaglioni, and Luca P Carloni. 2016. A synthesis-parameter tuning system for autonomous design-space exploration. In 2016 DATE. IEEE, 1148--1151."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Francisco California","acronym":"DAC '22"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530460","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530460","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:18:39Z","timestamp":1750191519000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530460"}},"subtitle":["a heuristic and iterative logic synthesis approach"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":21,"alternative-id":["10.1145\/3489517.3530460","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530460","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}