{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T08:43:37Z","timestamp":1780994617141,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["101001318"],"award-info":[{"award-number":["101001318"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530482","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"529-534","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Handling non-unitaries in quantum circuit equivalence checking"],"prefix":"10.1145","author":[{"given":"Lukas","family":"Burgholzer","sequence":"first","affiliation":[{"name":"Johannes Kepler University Linz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"OpenQASM 3: A broader and deeper quantum assembly language","author":"Cross A. W.","year":"2021","unstructured":"A. W. Cross et al., OpenQASM 3: A broader and deeper quantum assembly language, 2021. arXiv: 2104.14722."},{"key":"e_1_3_2_1_2_1","unstructured":"IBM Quantum \"Quantum circuits get a dynamic upgrade with the help of concurrent classical computation \" 2021. [Online]. Available: https:\/\/www.ibm.com\/blogs\/research\/2021\/02\/quantum-phase-estimation\/."},{"key":"e_1_3_2_1_3_1","volume-title":"Fast equivalence-checking for quantum circuits,\" in Int'l Symp. on Nanoscale Architectures","author":"Yamashita S.","year":"2010","unstructured":"S. Yamashita and I. L. Markov, \"Fast equivalence-checking for quantum circuits,\" in Int'l Symp. on Nanoscale Architectures, 2010."},{"key":"e_1_3_2_1_4_1","volume-title":"Advanced equivalence checking for quantum circuits,\" IEEE Trans. on CAD of Integrated Circuits and Systems","author":"Burgholzer L.","year":"2021","unstructured":"L. Burgholzer and R. Wille, \"Advanced equivalence checking for quantum circuits,\" IEEE Trans. on CAD of Integrated Circuits and Systems, 2021."},{"key":"e_1_3_2_1_5_1","volume-title":"Verifying results of the IBM Qiskit quantum circuit compilation flow,\" in Int'l Conf. on Quantum Computing and Engineering","author":"Burgholzer L.","year":"2020","unstructured":"L. Burgholzer, R. Raymond, and R. Wille, \"Verifying results of the IBM Qiskit quantum circuit compilation flow,\" in Int'l Conf. on Quantum Computing and Engineering, 2020."},{"key":"e_1_3_2_1_6_1","volume-title":"Checking equivalence of quantum circuits and states,\" in Int'l Conf. on CAD","author":"Viamontes G. F.","year":"2007","unstructured":"G. F. Viamontes, I. L. Markov, and J. P. Hayes, \"Checking equivalence of quantum circuits and states,\" in Int'l Conf. on CAD, 2007."},{"key":"e_1_3_2_1_7_1","volume-title":"Equivalence checking in multi-level quantum systems,\" in Int'l Conf. of Reversible Computation","author":"Niemann P.","year":"2014","unstructured":"P. Niemann, R. Wille, and R. Drechsler, \"Equivalence checking in multi-level quantum systems,\" in Int'l Conf. of Reversible Computation, 2014."},{"key":"e_1_3_2_1_8_1","author":"Wang S.-A","year":"2008","unstructured":"S.-A Wang, C.-Y. Lu, I.-M. Tsai, and S.-Y. Kuo, \"An XQDD-based verification method for quantum circuits,\" in IEICE Trans. Fundamentals, 2008.","journal-title":"Trans. Fundamentals"},{"key":"e_1_3_2_1_9_1","volume-title":"A quantum computational compiler and design tool for technology-specific targets,\" in Int'l Symp. on Computer Architecture","author":"Smith K. N.","year":"2019","unstructured":"K. N. Smith and M. A. Thornton, \"A quantum computational compiler and design tool for technology-specific targets,\" in Int'l Symp. on Computer Architecture, 2019."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"M. Amy \"Towards large-scale functional verification of universal quantum circuits \" in International Conference on Quantum Physics and Logic 2019.","DOI":"10.4204\/EPTCS.287.1"},{"key":"e_1_3_2_1_11_1","volume-title":"A tensor network based decision diagram for representation of quantum circuits","author":"Hong X.","year":"2020","unstructured":"X. Hong et al., A tensor network based decision diagram for representation of quantum circuits, 2020. arXiv: 2009.02618."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1972505"},{"key":"e_1_3_2_1_13_1","author":"Barenco A.","year":"1995","unstructured":"A. Barenco et al., \"Elementary gates for quantum computation,\" Phys. Rev. A, 1995.","journal-title":"Phys. Rev. A"},{"key":"e_1_3_2_1_14_1","author":"Shor P. W.","year":"1997","unstructured":"P. W. Shor, \"Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer,\" SIAM J. Comput., 1997.","journal-title":"J. Comput."},{"key":"e_1_3_2_1_15_1","volume-title":"Rev. Lett.","author":"Harrow A. W.","year":"2009","unstructured":"A. W. Harrow, A. Hassidim, and S. Lloyd, \"Quantum algorithm for linear systems of equations,\" Phys. Rev. Lett., 2009."},{"key":"e_1_3_2_1_16_1","volume-title":"Phys.","author":"Lloyd S.","year":"2014","unstructured":"S. Lloyd, M. Mohseni, and P. Rebentrost, \"Quantum principal component analysis,\" Nat. Phys., 2014."},{"key":"e_1_3_2_1_17_1","author":"Maslov D.","year":"2016","unstructured":"D. Maslov, \"On the advantages of using relative phase Toffolis with an application to multiple control Toffoli optimization,\" Phys. Rev. A, 2016.","journal-title":"Phys. Rev. A"},{"key":"e_1_3_2_1_18_1","volume-title":"Improving the mapping of reversible circuits to quantum circuits using multiple target lines,\" in Asia and South Pacific Design Automation Conf","author":"Wille R.","year":"2013","unstructured":"R. Wille, M. Soeken, C. Otterstedt, and R. Drechsler, \"Improving the mapping of reversible circuits to quantum circuits using multiple target lines,\" in Asia and South Pacific Design Automation Conf., 2013."},{"key":"e_1_3_2_1_19_1","volume-title":"Architecture-aware synthesis of phase polynomials for NISQ devices","author":"de Griend A.","year":"2020","unstructured":"A. M.-v. de Griend and R. Duncan, Architecture-aware synthesis of phase polynomials for NISQ devices, 2020. arXiv: 2004.06052."},{"key":"e_1_3_2_1_20_1","volume-title":"Symp. on Code Generation and Optimization","author":"Siraichi M. Y.","year":"2018","unstructured":"M. Y. Siraichi, V. F. dos Santos, S. Collange, and F. M. Q. Pereira, \"Qubit allocation,\" in Int'l Symp. on Code Generation and Optimization, 2018."},{"key":"e_1_3_2_1_21_1","volume-title":"An efficient methodology for mapping quantum circuits to the IBM QX architectures,\" IEEE Trans. on CAD of Integrated Circuits and Systems","author":"Zulehner A.","year":"2019","unstructured":"A. Zulehner, A. Paler, and R. Wille, \"An efficient methodology for mapping quantum circuits to the IBM QX architectures,\" IEEE Trans. on CAD of Integrated Circuits and Systems, 2019."},{"key":"e_1_3_2_1_22_1","volume-title":"Mapping quantum circuits to IBM QX architectures using the minimal number of SWAP and H operations,\" in Design Automation Conf","author":"Wille R.","year":"2019","unstructured":"R. Wille, L. Burgholzer, and A. Zulehner, \"Mapping quantum circuits to IBM QX architectures using the minimal number of SWAP and H operations,\" in Design Automation Conf., 2019."},{"key":"e_1_3_2_1_23_1","volume-title":"Tackling the qubit mapping problem for NISQ-era quantum devices,\" in Int'l Conf. on Architectural Support for Programming Languages and Operating Systems","author":"Li G.","year":"2019","unstructured":"G. Li, Y. Ding, and Y. Xie, \"Tackling the qubit mapping problem for NISQ-era quantum devices,\" in Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, 2019."},{"key":"e_1_3_2_1_24_1","volume-title":"Technol.","author":"Sivarajah S.","year":"2020","unstructured":"S. Sivarajah et al., \"T|ket>: A retargetable compiler for NISQ devices,\" Quantum Sci. Technol., 2020."},{"key":"e_1_3_2_1_25_1","volume-title":"Optimization of quantum circuit mapping using gate transformation and commutation,\" Integration","author":"Itoko T.","year":"2020","unstructured":"T. Itoko, R. Raymond, T. Imamichi, and A. Matsuo, \"Optimization of quantum circuit mapping using gate transformation and commutation,\" Integration, 2020."},{"key":"e_1_3_2_1_26_1","author":"Vidal G.","year":"2004","unstructured":"G. Vidal and C. M. Dawson, \"Universal quantum circuit for two-qubit transformations with three controlled-NOT gates,\" Phys. Rev. A, 2004.","journal-title":"Rev. A"},{"key":"e_1_3_2_1_27_1","volume-title":"A verified optimizer for quantum circuits","author":"Hietala K.","year":"2019","unstructured":"K. Hietala et al., A verified optimizer for quantum circuits, 2019. arXiv: 1912.02250."},{"key":"e_1_3_2_1_28_1","author":"Janzing D.","year":"2005","unstructured":"D. Janzing, P. Wocjan, and T. Beth, \"\"Non-identity check\" is QMA-complete,\" Int. J. Quantum Inform., 2005.","journal-title":"\"\"Non-identity check\" is QMA-complete,\" Int. J. Quantum Inform."},{"key":"e_1_3_2_1_29_1","author":"Bennett C. H.","year":"1993","unstructured":"C. H. Bennett et al., \"Teleporting an unknown quantum state via dual classical and Einstein-Podolsky-Rosen channels,\" Phys. Rev. Lett., 1993.","journal-title":"Phys. Rev. Lett."},{"key":"e_1_3_2_1_30_1","author":"Dobsicek M.","year":"2007","unstructured":"M. Dobsicek, G. Johansson, V. S. Shumeiko, and G. Wendin, \"Arbitrary accuracy iterative phase estimation algorithm as a two qubit benchmark,\" Phys. Rev. A, 2007.","journal-title":"Rev. A"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.127.100501"},{"key":"e_1_3_2_1_32_1","author":"Ying M.","year":"2011","unstructured":"M. Ying, \"Floyd-hoare logic for quantum programs,\" ACM Trans. Program. Lang. Syst., 2011.","journal-title":"Trans. Program. Lang. Syst."},{"key":"e_1_3_2_1_33_1","unstructured":"Foundations of Quantum Programming. 2016."},{"key":"e_1_3_2_1_34_1","volume-title":"Equivalence checking of sequential quantum circuits","author":"Wang Q.","year":"2021","unstructured":"Q. Wang, R. Li, and M. Ying, Equivalence checking of sequential quantum circuits, 2021. arXiv: 1811.07722."},{"key":"e_1_3_2_1_35_1","volume-title":"Equivalence checking of dynamic quantum circuits","author":"Hong X.","year":"2021","unstructured":"X. Hong, Y. Feng, S. Li, and M. Ying, Equivalence checking of dynamic quantum circuits, 2021. arXiv: 2106.01658."},{"key":"e_1_3_2_1_36_1","volume-title":"Advanced simulation of quantum computations,\" IEEE Trans. on CAD of Integrated Circuits and Systems","author":"Zulehner A.","year":"2019","unstructured":"A. Zulehner and R. Wille, \"Advanced simulation of quantum computations,\" IEEE Trans. on CAD of Integrated Circuits and Systems, 2019."},{"key":"e_1_3_2_1_37_1","volume-title":"Technol.","author":"Guerreschi G. G.","year":"2020","unstructured":"G. G. Guerreschi, J. Hogaboam, F. Baruffa, and N. P. D. Sawaya, \"Intel Quantum Simulator: A cloud-ready high-performance simulator of quantum circuits,\" Quantum Sci. Technol., 2020."},{"key":"e_1_3_2_1_38_1","volume-title":"A flexible high-performance simulator for verifying and benchmarking quantum circuits implemented on real hardware,\" Npj Quantum Inf","author":"Villalonga B.","year":"2019","unstructured":"B. Villalonga et al., \"A flexible high-performance simulator for verifying and benchmarking quantum circuits implemented on real hardware,\" Npj Quantum Inf., 2019."},{"key":"e_1_3_2_1_39_1","volume-title":"Graph-based simulation of quantum computation in the density matrix representation,\" in Quantum Information and Computation II","author":"Viamontes G. F.","year":"2004","unstructured":"G. F. Viamontes, I. L. Markov, and J. P. Hayes, \"Graph-based simulation of quantum computation in the density matrix representation,\" in Quantum Information and Computation II, 2004."},{"key":"e_1_3_2_1_40_1","volume-title":"Considering decoherence errors in the simulation of quantum circuits using decision diagrams,\" in Int'l Conf. on CAD","author":"Grurl T.","year":"2020","unstructured":"T. Grurl, J. Fu\u00df, and R. Wille, \"Considering decoherence errors in the simulation of quantum circuits using decision diagrams,\" in Int'l Conf. on CAD, 2020."},{"key":"e_1_3_2_1_41_1","volume-title":"Storage and Analysis","author":"Li A.","year":"2020","unstructured":"A. Li, O. Subasi, X. Yang, and S. Krishnamoorthy, \"Density matrix quantum circuit simulation via the BSP machine on modern GPU clusters,\" in Int'l Conf. for High Performance Computing, Networking, Storage and Analysis, 2020."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpa.2020.100051"},{"key":"e_1_3_2_1_43_1","author":"Bernstein E.","year":"1997","unstructured":"E. Bernstein and U. Vazirani, \"Quantum complexity theory,\" SIAM J. Comput., 1997.","journal-title":"\"Quantum complexity theory,\" SIAM J. Comput."},{"key":"e_1_3_2_1_44_1","unstructured":"P. Nation and B. Johnson. \"How to measure and reset a qubit in the middle of a circuit execution \" IBM Research Blog. (2021) [Online]. Available: https:\/\/www.ibm.com\/blogs\/research\/2021\/02\/quantum-mid-circuit-measurement\/."},{"key":"e_1_3_2_1_45_1","author":"Griffiths R. B.","year":"1996","unstructured":"R. B. Griffiths and C.-S. Niu, \"Semiclassical Fourier transform for quantum computation,\" Phys. Rev. Lett., 1996.","journal-title":"Phys. Rev. Lett."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California","acronym":"DAC '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530482","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:17Z","timestamp":1750186937000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530482"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":45,"alternative-id":["10.1145\/3489517.3530482","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530482","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}