{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:56Z","timestamp":1774687676229,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530485","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"1309-1314","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Xplace"],"prefix":"10.1145","author":[{"given":"Lixin","family":"Liu","sequence":"first","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bangqi","family":"Fu","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[{"name":"CUHK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"issue":"4","key":"e_1_3_2_1_1_1","first-page":"748","article-title":"Dream-place: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement","volume":"40","author":"Lin Y.","year":"2020","unstructured":"Y. Lin, Z. Jiang, J. Gu, W. Li, S. Dhar, H. Ren, B. Khailany, and D. Z. Pan, \"Dream-place: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement,\" IEEE TCAD, vol. 40, no. 4, pp. 748--761, 2020.","journal-title":"IEEE TCAD"},{"issue":"10","key":"e_1_3_2_1_2_1","first-page":"1546","article-title":"Ripple: A robust and effective routability-driven placer","volume":"32","author":"He X.","year":"2013","unstructured":"X. He, T. Huang, L. Xiao, H. Tian, and E. F. Young, \"Ripple: A robust and effective routability-driven placer,\" IEEE TCAD, vol. 32, no. 10, pp. 1546--1556, 2013.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2899381"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372614"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"issue":"3","key":"e_1_3_2_1_7_1","first-page":"669","article-title":"Ntuplace4dr: a detailed-routing-driven placer for mixed-size circuit designs with technology and region constraints","volume":"37","author":"Huang C.-C.","year":"2017","unstructured":"C.-C. Huang, H.-Y. Lee, B.-Q. Lin, S.-W. Yang, C.-H. Chang, S.-T. Chen, Y.-W. Chang, T.-C. Chen, and I. Bustany, \"Ntuplace4dr: a detailed-routing-driven placer for mixed-size circuit designs with technology and region constraints,\" IEEE TCAD, vol. 37, no. 3, pp. 669--681, 2017.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_8_1","volume-title":"eplace-ms: Electrostatics-based placement for mixed-size circuits,\" IEEE TCAD","author":"Lu J.","unstructured":"J. Lu, H. Zhuang, P. Chen, H. Chang, C.-C. Chang, Y.-C. Wong, L. Sha, D. Huang, Y. Luo, C.-C. Teng, et al., \"eplace-ms: Electrostatics-based placement for mixed-size circuits,\" IEEE TCAD, vol. 34, no. 5, pp. 685--698, 2015."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240779"},{"issue":"9","key":"e_1_3_2_1_10_1","first-page":"1717","article-title":"Replace: Advancing solution quality and routability validation in global placement","volume":"38","author":"Cheng C.-K.","year":"2018","unstructured":"C.-K. Cheng, A. B. Kahng, I. Kang, and L. Wang, \"Replace: Advancing solution quality and routability validation in global placement,\" IEEE TCAD, vol. 38, no. 9, pp. 1717--1730, 2018.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687525"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"e_1_3_2_1_13_1","first-page":"1345","volume-title":"Accelerate analytical placement with gpu: A generic approach,\" in Proc. DATE","author":"Lin C.-X.","year":"2018","unstructured":"C.-X. Lin and M. D. Wong, \"Accelerate analytical placement with gpu: A generic approach,\" in Proc. DATE, pp. 1345--1350, IEEE, 2018."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415691"},{"key":"e_1_3_2_1_15_1","volume-title":"NeurIPS","volume":"32","author":"Paszke A.","year":"2019","unstructured":"A. Paszke, S. Gross, and et al., \"Pytorch: An imperative style, high-performance deep learning library,\" in Proc. NeurIPS, vol. 32, 2019."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"e_1_3_2_1_17_1","volume-title":"On whitespace and stability in mixed-size placement and physical synthesis,\" in Proc. ICCAD","author":"Adya S. N.","year":"2003","unstructured":"S. N. Adya, I. L. Markov, and P. G. Villarrubia, \"On whitespace and stability in mixed-size placement and physical synthesis,\" in Proc. ICCAD, IEEE, 2003."},{"key":"e_1_3_2_1_18_1","volume-title":"ICLR","author":"Li Z.","year":"2021","unstructured":"Z. Li, N. B. Kovachki, K. Azizzadenesheli, B. Liu, K. Bhattacharya, A. M. Stuart, and A. Anandkumar, \"Fourier neural operator for parametric partial differential equations,\" in Proc. ICLR, 2021."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055182"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2971531"},{"key":"e_1_3_2_1_22_1","volume-title":"Toward cad-ip reuse: The marco gsrc bookshelf of fundamental cad algorithms,\" IEEE Design and Test","author":"Caldwell A. E.","year":"2002","unstructured":"A. E. Caldwell, A. B. Kahng, and I. L. Markov, \"Toward cad-ip reuse: The marco gsrc bookshelf of fundamental cad algorithms,\" IEEE Design and Test, 2002."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235124"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24574-4_28"}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California","acronym":"DAC '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530485","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:17Z","timestamp":1750186937000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530485"}},"subtitle":["an extremely fast and extensible global placement framework"],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":24,"alternative-id":["10.1145\/3489517.3530485","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530485","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}