{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:49:01Z","timestamp":1758124141358,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"State Key Laboratory of Computer Architecture","award":["No. CARCHA202115"],"award-info":[{"award-number":["No. CARCHA202115"]}]},{"DOI":"10.13039\/501100010244","name":"Science Foundation of China University of Petroleum, Beijing","doi-asserted-by":"publisher","award":["No. 2462020YXZZ024"],"award-info":[{"award-number":["No. 2462020YXZZ024"]}],"id":[{"id":"10.13039\/501100010244","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530512","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"619-624","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Accelerating nonlinear DC circuit simulation with reinforcement learning"],"prefix":"10.1145","author":[{"given":"Zhou","family":"Jin","sequence":"first","affiliation":[{"name":"China University of Petroleum-Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haojie","family":"Pei","sequence":"additional","affiliation":[{"name":"China University of Petroleum-Beijing, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yichao","family":"Dong","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Jin","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao","family":"Wu","sequence":"additional","affiliation":[{"name":"Huada Empyrean Software Co. Ltd, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei W.","family":"Xing","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Niu","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"An efficient two-level dc operating points finder for transistor circuits","author":"Deng J.","year":"2014","unstructured":"J. Deng, K. Batselier, Y. Zhang, and N. Wong, \"An efficient two-level dc operating points finder for transistor circuits,\" in DAC, pp. 1--6, 2014.","journal-title":"DAC"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461526"},{"key":"e_1_3_2_1_3_1","volume-title":"The Designer's Guide to SPICE and SPECTRE\u00ae","author":"Kundert K.","year":"2006","unstructured":"K. Kundert, The Designer's Guide to SPICE and SPECTRE\u00ae. Springer Science & Business Media, 2006."},{"key":"e_1_3_2_1_4_1","first-page":"48","article-title":"Continuation methods as applied to circuit simulation","author":"Najibi T.","year":"1989","unstructured":"T. Najibi, \"Continuation methods as applied to circuit simulation,\" IEEE Circuits and Devices Magazine, pp. 48--49, 1989.","journal-title":"IEEE Circuits and Devices Magazine"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0036142996304796"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1137\/1026093"},{"key":"e_1_3_2_1_7_1","first-page":"37","volume-title":"An adaptive dynamic-element pta method for solving nonlinear dc operating point of transistor circuits,\" in MWSCAS","author":"Zhou J.","year":"2018","unstructured":"J. Zhou, L. Meiping, and W. Xiao, \"An adaptive dynamic-element pta method for solving nonlinear dc operating point of transistor circuits,\" in MWSCAS, pp. 37--40, 2018."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E100.A.619"},{"key":"e_1_3_2_1_9_1","volume-title":"Boa-pta, a bayesian optimization accelerated error-free spice solver,\" arXiv preprint arXiv:2108.00257","author":"Xing W. W.","year":"2021","unstructured":"W. W. Xing, X. Jin, Y. Liu, D. Niu, W. Zhao, and Z. Jin, \"Boa-pta, a bayesian optimization accelerated error-free spice solver,\" arXiv preprint arXiv:2108.00257, 2021."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1587\/nolta.5.512"},{"key":"e_1_3_2_1_11_1","first-page":"1587","volume-title":"Addressing function approximation error in actor-critic methods,\" in International Conference on Machine Learning","author":"Fujimoto S.","year":"2018","unstructured":"S. Fujimoto, H. Hoof, and D. Meger, \"Addressing function approximation error in actor-critic methods,\" in International Conference on Machine Learning, pp. 1587--1596, 2018."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3099071"},{"key":"e_1_3_2_1_13_1","volume-title":"Continuous multi-objective zero-touch network slicing via twin delayed DDPG and openai gym,\" CoRR","author":"Rezazadeh F.","year":"2021","unstructured":"F. Rezazadeh, H. Chergui, L. Alonso, and C. V. Verikoukis, \"Continuous multi-objective zero-touch network slicing via twin delayed DDPG and openai gym,\" CoRR, 2021."},{"key":"e_1_3_2_1_14_1","volume-title":"Gaussian Processes for Machine Learning","author":"Rasmussen C. E.","year":"2006","unstructured":"C. E. Rasmussen and C. K. I. Williams, Gaussian Processes for Machine Learning. MIT Press, 2006."},{"key":"e_1_3_2_1_15_1","first-page":"1463","volume-title":"Bayesian optimization approach for analog circuit synthesis using neural network,\" in DATE","author":"Zhang S.","year":"2019","unstructured":"S. Zhang, W. Lyu, F. Yang, C. Yan, D. Zhou, and X. Zeng, \"Bayesian optimization approach for analog circuit synthesis using neural network,\" in DATE, pp. 1463--1468, 2019."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Francisco California","acronym":"DAC '22"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530512","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:17Z","timestamp":1750186937000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530512"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":15,"alternative-id":["10.1145\/3489517.3530512","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530512","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}