{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:06:26Z","timestamp":1767773186620,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Natural Science Foundation of China (NSFC) research projects","award":["62141407, 61974032, 61822402, 62090025, 61929102"],"award-info":[{"award-number":["62141407, 61974032, 61822402, 62090025, 61929102"]}]},{"name":"National Key R\\&D Program of China","award":["2020YFA0711900, 2020YFA0711901"],"award-info":[{"award-number":["2020YFA0711900, 2020YFA0711901"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530514","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"625-630","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["An efficient yield optimization method for analog circuits via gaussian process classification and varying-sigma sampling"],"prefix":"10.1145","author":[{"given":"Xiaodong","family":"Wang","sequence":"first","affiliation":[{"name":"Fudan University, China"}]},{"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[{"name":"Fudan University, China"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University, China"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University, China"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855326"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.51"},{"key":"e_1_3_2_1_3_1","volume-title":"Proc. NIPS. 2249--2257","author":"Chapelle Olivier","year":"2011","unstructured":"Olivier Chapelle and Lihong Li. 2011. An empirical evaluation of thompson sampling. In Proc. NIPS. 2249--2257."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1102351.1102369"},{"key":"e_1_3_2_1_5_1","unstructured":"Javier Gonz\u00e1lez Zhenwen Dai Andreas Damianou and Neil D Lawrence. 2017. Preferential bayesian optimization. In icml. PMLR 1282--1291."},{"volume-title":"Analog design centering and sizing","author":"Graeb Helmut E","key":"e_1_3_2_1_6_1","unstructured":"Helmut E Graeb. 2007. Analog design centering and sizing. Vol. 64. Springer."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc","author":"Guerra-Gomez Ivick","year":"1933","unstructured":"Ivick Guerra-Gomez, Esteban Tlelo-Cuautle, and Luis Gerardo de la Fraga. 2015. OCBA in the yield optimization of analog integrated circuits by evolutionary algorithms. In Proc. ISCAS. IEEE, 1933--1936."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008306431147"},{"key":"e_1_3_2_1_9_1","first-page":"793","article-title":"Efficient and accurate statistical analog yield optimization and variation-aware circuit sizing based on computational intelligence techniques","volume":"30","author":"Liu Bo","year":"2011","unstructured":"Bo Liu, Francisco V Fern\u00e1ndez, and Georges GE Gielen. 2011. Efficient and accurate statistical analog yield optimization and variation-aware circuit sizing based on computational intelligence techniques. IEEE TCAD 30, 6 (2011), 793--805.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_10_1","first-page":"22","article-title":"Incorporating Manufacturing Process Variation Awareness in Fast Design Optimization of Nanoscale CMOS VCOs","volume":"27","author":"Mohanty Saraju P.","year":"2014","unstructured":"Saraju P. Mohanty and Elias Kougianos. 2014. Incorporating Manufacturing Process Variation Awareness in Fast Design Optimization of Nanoscale CMOS VCOs. IEEE TSM 27, 1 (2014), 22--31.","journal-title":"IEEE TSM"},{"key":"e_1_3_2_1_11_1","first-page":"932","article-title":"Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study","volume":"22","author":"Okobiah O.","year":"2014","unstructured":"O. Okobiah, S. Mohanty, and E. Kougianos. 2014. Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study. IEEE TVLSI 22, 4 (2014), 932--937.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.2016.0751"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998359"},{"key":"e_1_3_2_1_14_1","first-page":"1372","article-title":"Application-specific worst case corners using response surfaces and statistical models","volume":"24","author":"Sengupta Manidip","year":"2005","unstructured":"Manidip Sengupta, Sharad Saxena, Lidia Daldoss, Glen Kramer, Sean Minehane, and Jianjun Cheng. 2005. Application-specific worst case corners using response surfaces and statistical models. IEEE TCAD 24, 9 (2005), 1372--1380.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2494218"},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. NIPS. 2951--2959","author":"Snoek Jasper","year":"2012","unstructured":"Jasper Snoek, Hugo Larochelle, and Ryan P Adams. 2012. Practical bayesian optimization of machine learning algorithms. In Proc. NIPS. 2951--2959."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404895"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778061"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062234"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218611"},{"key":"e_1_3_2_1_21_1","volume-title":"Tahoori","author":"Weller Dennis D.","year":"2021","unstructured":"Dennis D. Weller, Michael Hefenbrock, Michael Beigl, and Mehdi B. Tahoori. 2021. Fast and Efficient High-Sigma Yield Analysis and Optimization using Kernel Density Estimation on a Bayesian Optimized Failure Rate Model. IEEE TCAD (2021), 1--1."},{"volume-title":"Gaussian processes for machine learning","author":"Williams Christopher KI","key":"e_1_3_2_1_22_1","unstructured":"Christopher KI Williams and Carl Edward Rasmussen. 2006. Gaussian processes for machine learning. Vol. 2. MIT press Cambridge, MA."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045614"}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Francisco California","acronym":"DAC '22"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530514","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:17Z","timestamp":1750186937000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530514"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":23,"alternative-id":["10.1145\/3489517.3530514","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530514","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}