{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T16:08:40Z","timestamp":1776874120391,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100014036","name":"Multidisciplinary University Research Initiative","doi-asserted-by":"publisher","award":["N00014-16-R-FO05"],"award-info":[{"award-number":["N00014-16-R-FO05"]}],"id":[{"id":"10.13039\/100014036","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530526","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"745-750","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Improving compute in-memory ECC reliability with successive correction"],"prefix":"10.1145","author":[{"given":"Brian","family":"Crafton","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Zishen","family":"Wan","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Samuel","family":"Spetalnick","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Jong-Hyeok","family":"Yoon","sequence":"additional","affiliation":[{"name":"Daegu Gyeongbuk Institute of Science and Technology"}]},{"given":"Wei","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Carlos","family":"Tokunaga","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"488","volume-title":"The architectural implications of facebook's dnn-based personalized recommendation,\" in 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Gupta U.","year":"2020","unstructured":"U. Gupta et al., \"The architectural implications of facebook's dnn-based personalized recommendation,\" in 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 488--501, IEEE, 2020."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"e_1_3_2_1_4_1","first-page":"27","volume-title":"A 40nm low-power logic compatible phase change memory technology,\" in 2018 IEEE International Electron Devices Meeting (IEDM)","author":"Wu J.","year":"2018","unstructured":"J. Wu et al., \"A 40nm low-power logic compatible phase change memory technology,\" in 2018 IEEE International Electron Devices Meeting (IEDM), pp. 27--6, IEEE, 2018."},{"key":"e_1_3_2_1_5_1","first-page":"1769","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Long Y.","year":"2019","unstructured":"Y. Long et al., \"Design of reliable dnn accelerator with un-reliable reram,\" in 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1769--1774, IEEE, 2019."},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"Statistical optimization of compute in-memory performance under device variation,\" in 2021 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","author":"Crafton B.","year":"2021","unstructured":"B. Crafton et al., \"Statistical optimization of compute in-memory performance under device variation,\" in 2021 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 1--6, IEEE, 2021."},{"key":"e_1_3_2_1_7_1","first-page":"52","volume-title":"Making memristive neural network accelerators reliable,\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Feinberg B.","year":"2018","unstructured":"B. Feinberg et al., \"Making memristive neural network accelerators reliable,\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 52--65, IEEE, 2018."},{"key":"e_1_3_2_1_8_1","first-page":"139","volume-title":"Embedding error correction into crossbars for reliable matrix vector multiplication using emerging devices,\" in Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design","author":"Lou Q.","year":"2020","unstructured":"Q. Lou et al., \"Embedding error correction into crossbars for reliable matrix vector multiplication using emerging devices,\" in Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design, pp. 139--144, 2020."},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Cim-secded: A 40nm 64kb compute in-memory rram macro with ecc enabling reliable operation,\" in 2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"Crafton B.","year":"2021","unstructured":"B. Crafton et al., \"Cim-secded: A 40nm 64kb compute in-memory rram macro with ecc enabling reliable operation,\" in 2021 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 1--2, IEEE, 2021."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"J.-H. Yoon et al. \"29.1 a 40nm 64kb 56.67 tops\/w read-disturb-tolerant compute-in-memory\/digital rram macro with active-feedback-based read and in-situ write verification \" in 2021 IEEE International Solid-State Circuits Conference (ISSCC) vol. 64 pp. 404--406 IEEE 2021.","DOI":"10.1109\/ISSCC42613.2021.9365926"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","location":"San Francisco California","acronym":"DAC '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530526","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530526","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:18Z","timestamp":1750186938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530526"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":12,"alternative-id":["10.1145\/3489517.3530526","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530526","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}