{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T22:53:50Z","timestamp":1752101630888,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,7,10]],"date-time":"2022-07-10T00:00:00Z","timestamp":1657411200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ONR","award":["N00014-18-1-2058"],"award-info":[{"award-number":["N00014-18-1-2058"]}]},{"name":"NSF","award":["1526405"],"award-info":[{"award-number":["1526405"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1145\/3489517.3530541","type":"proceedings-article","created":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T23:19:29Z","timestamp":1661296769000},"page":"769-774","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Designing ML-resilient locking at register-transfer level"],"prefix":"10.1145","author":[{"given":"Dominik","family":"Sisejkovic","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Collini","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"University of Calgary, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"R. S. Chakraborty and S. Bhunia. 2010. RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation. In 2010 VLSI Design. 405--410.","DOI":"10.1109\/VLSI.Design.2010.54"},{"key":"e_1_3_2_1_2_1","unstructured":"B. Tan et al. 2020. Benchmarking at the Frontier of Hardware Security: Lessons from Logic Locking. arXiv:2006.06806 [cs.CR]"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","unstructured":"C. Karfa et al. 2020. Is Register Transfer Level Locking Secure?. In 2020 DATE. 550--555. 10.23919\/DATE48585.2020.9116261","DOI":"10.23919\/DATE48585.2020.9116261"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465830"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","unstructured":"D. Sisejkovic et al. 2021. Challenging the Security of Logic Locking Schemes in the Era of Deep Learning: A Neuroevolutionary Approach. ACM JETC 17 3 Article 30 (May 2021) 26 pages. 10.1145\/3431389","DOI":"10.1145\/3431389"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","unstructured":"D. Sisejkovic et al. 2021. Deceptive Logic Locking for Hardware Integrity Protection against Machine Learning Attacks. IEEE TCAD (2021). 10.1109\/TCAD.2021.3100275","DOI":"10.1109\/TCAD.2021.3100275"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","unstructured":"D. Sisejkovic et al. 2021. Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities. In 2021 VLSI-SoC. 1--6. 10.1109\/VLSI-SoC53125.2021.9606979","DOI":"10.1109\/VLSI-SoC53125.2021.9606979"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"e_1_3_2_1_10_1","volume-title":"Logic Obfuscation: A Systematic Overview. ACM Trans. Des. Autom. Elec.. Syst.","author":"Shamsi K.","year":"2019","unstructured":"K. Shamsi et al. 2019. IP Protection and Supply Chain Security through Logic Obfuscation: A Systematic Overview. ACM Trans. Des. Autom. Elec.. Syst. (2019)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","unstructured":"L. Alrahis et al. 2021. GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for Provably Secure Logic Locking. In 2021 DATE. 780--785. 10.23919\/DATE51398.2021.9474039","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3113035"},{"key":"e_1_3_2_1_13_1","first-page":"2962","article-title":"Efficient and Robust Automated Machine Learning","volume":"28","author":"Feurer M.","year":"2015","unstructured":"M. Feurer et al. 2015. Efficient and Robust Automated Machine Learning. In Advances in Neural Information Processing Systems 28 (2015). 2962--2970.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","unstructured":"M. Muttaki et al. 2021. HLock: Locking IPs at the High-Level Language. In 2021 DAC. 79--84. 10.1109\/DAC18074.2021.9586159","DOI":"10.1109\/DAC18074.2021.9586159"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"M. Yasin et al. 2017. Evolution of logic locking. In 2017 VLSI-SoC. 1--6.","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","unstructured":"M. Yasin et al. 2020. Trustworthy Hardware Design: Combinational Logic Locking Techniques. Springer. 10.1007\/978-3-030-15334-2","DOI":"10.1007\/978-3-030-15334-2"},{"key":"e_1_3_2_1_18_1","first-page":"3828","article-title":"SAIL: Analyzing Structural Artifacts of Logic Locking Using Machine Learning","volume":"16","author":"Chakraborty P.","year":"2021","unstructured":"P. Chakraborty et al. 2021. SAIL: Analyzing Structural Artifacts of Logic Locking Using Machine Learning. IEEE TIFS 16 (2021), 3828--3842.","journal-title":"IEEE TIFS"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"S. Amir et al. 2017. Comparative Analysis of Hardware Obfuscation for IP Protection. In 2017 GLSVLSI. 363--368. 10.1145\/3060403.3060495","DOI":"10.1145\/3060403.3060495"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"S. A. Islam et al. 2020. High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and Camouflaging. ACM Trans. Des. Autom. Electron. Syst. (2020).","DOI":"10.1145\/3410337"},{"key":"e_1_3_2_1_21_1","volume-title":"Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL. In 2015 ARC. 451--460.","author":"Takamaeda-Yamazaki S.","year":"2015","unstructured":"S. Takamaeda-Yamazaki. 2015. Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL. In 2015 ARC. 451--460."}],"event":{"name":"DAC '22: 59th ACM\/IEEE Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Francisco California","acronym":"DAC '22"},"container-title":["Proceedings of the 59th ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530541","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530541","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3489517.3530541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:18Z","timestamp":1750186938000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3489517.3530541"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":21,"alternative-id":["10.1145\/3489517.3530541","10.1145\/3489517"],"URL":"https:\/\/doi.org\/10.1145\/3489517.3530541","relation":{},"subject":[],"published":{"date-parts":[[2022,7,10]]},"assertion":[{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}